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SUMMARY
As complementary metal-oxide-semiconductor (CMOS) devices approach the nano-scale
in feature size, the impact of deep submicron noise poses a challenge with noise being an
impediment to reliable computing. An accompanying challenge to CMOS design is to
achieve low-energy computation, which has been traditionally addressed by voltage scaling.
However, the utility of voltage scaling is decreasing, as reduced voltage levels reduce noise
immunity even further. To fulfill both of these competing needs, this research offers an
approach that treats noise as a resource rather than as an impediment. The primary ob-
jective of this research is to develop and comprehensively characterize probabilistic CMOS
(PCMOS) circuits, which can be used to build energy efficient computing platforms. The
simplest circuit characterized is a PCMOS inverter (switch). An analytical model relating
the energy consumption per switching (E) of this switch to its probability of correctness, p
is derived. This characterization can also be used to evaluate the energy and performance
savings that are achieved by PCMOS switch based computing platforms. The characteri-
zation is further extended to include the effects of power supply noise, short-circuit energy
dissipation, and the frequencies at which the noise signal and the output voltage of the in-
verter are sampled. Primitive PCMOS gates including NAND, NOR, XOR, and full adder
are also characterized in terms of their p and E. Further, a methodology is developed to find
the probability of larger PCMOS circuits that are composed of the primitive PCMOS gates.
Another important design criterion is the speed of a PCMOS circuit. The trade-offs be-
tween the energy, speed, and p of PCMOS circuits are also analyzed. The analysis considers
a PCMOS based application that has constraints on its p, performance, and energy-delay
product (EDP). The analysis is able to optimize the EDP or p of a PCMOS circuit to meet
the application requirements. The sensitivity of the analysis with respect to variations in




The ability to scale CMOS technology as predicted by Moore’s law [132] has been one of
the prominent reasons for its wide use in building complex digital VLSI circuits. However,
as previously studied by Packan [153], Meindl et al. [126] and Borkar [23], limits on device
scaling and the associated challenges in terascale integration bring the necessity of new
alternatives and innovations for enabling sustained technology scaling. These innovations
should address the unreliable or probabilistic behaviors of future devices due to scaling
challenges such as noise [100, 149], parametric variations [24], defects [68, 169], dopant
concentrations [25] and tunneling effects [197]. As the transistor dimensions reduce, these
statistical behaviors become more prominent, because the number of dopant atoms that
control the electrical characteristics decreases as transistors are scaled. As a result, small
changes in the exact number and distribution of the atoms can cause appreciable changes
in the device behavior. Among these challenges posed by statistical behaviors, noise is a
fundamental limit for continued transistor scaling. In Figure 1, we project the probability
of error per switching (pe) due to capacitive coupling noise (kT/C) over the years. The
projection is based on the transistor length, gate oxide thickness and supply voltage values
from the 2005 edition of the ITRS roadmap [82]. As seen from the figure, at year 2018,
pe is 4.58 × 10−13. This means that a single device operating at 60 GHz can produce 100
errors in an hour. Hence, there is a need to characterize and optimize digital VLSI circuits
in the presence of noise related probabilistic behaviors.
Energy efficiency is an equally serious concern in digital VLSI design given the increas-
ing use of mobile devices and the need to reduce packaging costs. Many researchers have
proposed different ideas from the device level [162, 188] to circuit [85, 116] and architec-
tural [142, 118] levels to decrease the energy consumption of the integrated circuits and
the applications running on these integrated circuits. Designing low-energy circuits in the
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Figure 1: Evolution of the probability of error per bit switching. The error is due to the
capacitive coupling (kT/C) noise.
presence of probabilistic behaviors is a challenging problem, because there is a fundamental
trade-off between energy and reliability, since enhancing the robustness of a circuit intro-
duces redundancy. For example, to cope with the probabilistic behaviors induced by noise,
the supply voltage is increased, which causes an increase in the energy consumption.
In a surprising approach to meeting the challenge posed by these two competing needs
and rather than treating noise as an impediment [59, 70, 115, 150], Palem [154, 155] outlined
a framework for probabilistic switches and computational models based on these switches
that treat noise as a resource. These models were used to show that probabilistic algo-
rithms [135] yield low-energy computations. Thus, Palem’s work established that well-
characterized noise is potentially of value in realizing low-energy computing platforms for
probabilistic applications based on probabilistic algorithms.
Motivated by the necessity of probabilistic approaches to digital CMOS circuits and
by the usefulness of probabilistic computing substrates to achieve low-energy computing,
this dissertation develops, characterizes and optimizes CMOS circuits which operate at low
supply voltages and in the presence of probabilistic behaviors caused by noise. In doing so,
first, the concepts of a probabilistic switch and probabilistic switching are defined. Prob-
abilistic CMOS (PCMOS) switch, also shown in Figure 2(a) is a CMOS inverter that is
coupled to noise, and whose output is correct with a probability parameter p. This switch
is then characterized in detail in terms of its probability of correctness (p), and energy per




































































Figure 2: (a) A PCMOS inverter. (b) Energy-probability relationship of a PCMOS inverter
realized in a 130 nm process. The root mean square (rms) value of the noise coupled to the
inverter is varied from 0.4 V to 0.1 V. (c) A probabilistic system-on-a-chip (psoc) archi-
tecture. (d) epp gains of PCMOS-based architectures for probabilistic cellular automata
(pca) and hyper-encryption algorithms (he). Here, epp gain is the ratio of the epp of
the baseline implementation to the epp of the PCMOS-based implementation. For both
algorithms, baseline corresponds to the case when CMOS-based pseudo-random number
generator is used to generate the random bits that are required by the algorithms.
cases when noise is coupled to the input or the power supply line of the switch. The effects
of the frequency at which noise and the output voltage of the switch are sampled are also
analyzed. Furthermore, the effect of the short-circuit energy dissipation is modeled. The
results of this characterization are also used to quantify the energy and performance benefits
gained for a subset of probabilistic algorithms implemented on probabilistic system-on-a-
chip (psoc) architectures that are realized using PCMOS inverters. Figure 2(b) depicts
example results showing the energy-probability trade-offs of a PCMOS switch and Fig-
ure 2(c) shows an overview of a psoc architecture. Figure 2(d) demonstrates the gains
in the energy × performance (epp) of probabilistic cellular automata and hyper-encryption
algorithms. The trade-offs between p and E of PCMOS switches also form the basis for
implementing psoc architectures for error-tolerant DSP applications.
Based on the insights gained by characterizing a PCMOS inverter, this dissertation also
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analyzes the larger CMOS gates in terms of their energy-probability trade-offs. To tackle
this problem, first, the probability models for primitive PCMOS gates are developed. Then,
these models are used to derive the probabilities of larger circuits. A graph-based model
is used to find the probabilities of larger circuits given the probabilities of their building
blocks.
Lowering the supply voltage of a PCMOS circuit decreases its dynamic energy con-
sumption, but also decreases its p, which might have an adverse effect on the quality of
solution delivered by the application. For example, an error-tolerant application would tol-
erate an error rate below a certain value [192]. Reducing the supply voltage also decreases
the switching speed of the circuit. Therefore, to meet the performance requirement de-
manded by the application, the threshold voltage may have to be lowered. However, doing
so would increase the static energy dissipation due to leakage. Hence, this dissertation also
studies these trade-offs between the energy, performance, and p of PCMOS circuits. The
analysis considers a PCMOS based application that requires its probability of correctness
and performance to be in a predetermined range. By varying the supply voltage (Vdd) and
the threshold voltage (Vth), the analysis optimizes the edp of PCMOS circuits to meet the
application requirements. The sensitivity of this analysis to variations in temperature, Vth,
and Vdd is also considered.
1.1 Thesis Statement
Probabilistic devices and circuits that are operated in the presence of noise can be utilized
to achieve low-energy computing.
1.2 Problem Statement
Low energy consumption and reliability are two competing needs in the design of VLSI
systems of today and the future since improving one deteriorates the other. This research
addresses the implementation of low energy probabilistic CMOS circuits that lead to sig-
nificant energy savings when used in probabilistic or error-tolerant algorithms. Charac-
terization and optimization of these probabilistic circuits in terms of their probability of
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correctness, energy consumption, and performance are issues that need to be addressed.
1.3 Contributions
This dissertation presents the design and development of probabilistic CMOS circuits that
are coupled to noise. The probability of correctness, energy consumption, and performance
of these circuits are analyzed and optimized. The use of these probabilistic circuits to
implement probabilistic and error-tolerant algorithms are also presented.
The following items are the main contributions of this research:
• Characterization of the Energy and Probability of Correctness of a PC-
MOS Switch (Inverter) An extensive characterization of the PCMOS inverter is
provided. In doing so, the relationship between the probability of correctness (p) of the
switch and its energy per switching (E) is established. The characterization is based
on analytical models that have been developed, and later validated and supported by
circuit simulations and measurements. This detailed characterization considers the
following additional issues: (i) The type of the noise coupling, (ii) Short-circuit en-
ergy consumption, and (iii) The frequencies at which the noise and the output voltage
is sampled. This work is the first to provide a characterization of the behavior of
CMOS switches used as computing elements when their behavior is probabilistic. It
thus departs from all conventional approaches to modeling switches as determinis-
tic structures, and extends their behaviors wherein the probability of correctness is
an explicit parameter. The characterization in this work, besides being of interest
purely in ontological terms, also has utility since probability is becoming an explicit
consideration in the design of computing systems.
• Characterization of the Probabilistic Behavior of PCMOS Circuits: A char-
acterization of the probabilistic behavior of larger CMOS circuits is presented. To
tackle this problem, first probability models for primitive PCMOS gates are devel-
oped. Then, a graph-based model is use to find the probabilities of larger circuits
given the probabilities of their building blocks. These analytical models are validated
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against circuit simulations. The effect of the logic function that a gate is implementing
on its E-p characteristics is another issue that is addressed. This research provides a
basis for analyzing probabilistic behaviors due to noise and other perturbations (e.g.
parameter variations) in future technologies, and can be used in probabilistic design
and synthesis methods to improve circuit reliability.
• Analysis and Optimization of the Energy, Delay and Probability of PC-
MOS Circuits: An investigation of the trade-offs between the energy, speed (or
performance), and probability of correctness (p) of PCMOS circuits is provided. For
given constraints on p, performance, and energy delay product (edp), and using ana-
lytical models of energy, delay, and p, the optimum values of edp and probability are
found for PCMOS circuits. The analytical models are validated using circuit simula-
tions for PCMOS circuits designed in a 0.13 µm process. The results show that, to
minimize edp, it is preferable to operate PCMOS circuits at lower supply voltages.
On the other hand, to maximize p, the highest possible supply voltage under the given
constraints is preferable. This analysis makes it possible to achieve an optimal circuit
design that satisfies the p, performance, and edp requirements for a given application.
An analysis of the impact of variations in temperature, threshold voltage, and supply
voltage on optimal edp and probability values is also included.
• Utilization of PCMOS Circuits in Probabilistic Computing Architectures:
To use noise in implementing probabilistic computing platforms, amplification of the
noise may be required. This research provides a design and a detailed validation of
an integrated structure that includes an amplifier that is coupled to an inverter. The
resulting structure, when used in probabilistic architectures, has proved to be signif-
icantly energy efficient—even after paying the penalty for the noise amplification—




The dissertation is organized into ten chapters.
• CHAPTER I. INTRODUCTION: This chapter provides an introduction on the
probabilistic CMOS based computing. It also discusses the contributions of this re-
search and outlines the organization of the thesis.
• CHAPTER II. ORIGIN AND HISTORY OF THE PROBLEM: This chapter
introduces the important concepts used in this dissertation and provides an extensive
survey of related work.
• CHAPTER III. ENERGY EFFICIENT PROBABILISTIC CMOS (PC-
MOS) CIRCUITS AND THEIR CHARACTERISTICS: This chapter presents
a detailed characterization of a PCMOS switch (inverter) including the derivation of
the analytical models for the energy and probability of the PCMOS switch, as well as
the description of the framework for the circuit simulations that is used to validate
the analytical models. The analytical models are also extended to include the effects
of the frequencies at which noise and output voltages are sampled. The use of PC-
MOS switches in energy-efficient implementations of probabilistic algorithms is also
outlined in this chapter.
• CHAPTER IV.VALIDATION OF PCMOS CHARACTERISTICS USING
PHYSICAL MEASUREMENTS: This chapter describes the physical measure-
ments that are performed to validate the energy and probability characterization of
PCMOS switches. A detailed description of the experimental setup as well as a com-
parison of experimental results to analytical models are provided. Furthermore, this
chapter presents a detailed description of the design of a thermal noise based ran-
dom number generator which could be used in realizing probabilistic architectures on
PCMOS-based platforms. There is also a brief discussion of the quality of the random
bits that are produced by this random number generator.
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• CHAPTER V. AN IMPROVED ENERGY MODEL FOR THE PCMOS
INVERTER: This chapter discusses the impact of short-circuit energy dissipation
on the energy-probability relationship of a PCMOS inverter. A detailed derivation of
the short-circuit energy model of a CMOS inverter is included.
• CHAPTER VI. PROBABILISTIC BEHAVIOR OF LARGER PCMOS
CIRCUITS: This chapter discusses the probabilistic behavior of larger PCMOS cir-
cuits. A discussion of the derivation of the analytical models for the energy-probability
characteristics of primitive PCMOS gates is followed by the description of an algo-
rithm to derive the energy-probability characteristics of PCMOS circuits that are built
using primitive gates.
• CHAPTER VII. ANALYSIS AND OPTIMIZATION OF THE ENERGY,
DELAY, AND PROBABILITY OF PCMOS CIRCUITS: This chapter con-
siders the trade-offs between the energy, delay, and the probability of PCMOS gates.
Various optimization problems and algorithms to solve these problems are also pre-
sented in this chapter. The impact of variations in temperature, supply voltage, and
threshold voltage on the characteristics of PCMOS gates, as well as their optimizations
is also analyzed.
• CHAPTER VIII. REALIZING ENERGY EFFICIENT ARCHITECTURES
USING PCMOS TECHNOLOGY: This chapter discusses the use of PCMOS
gates to implement probabilistic and error-tolerant applications. A discussion of the
probabilistic system-on-a-chip architectures is included. This chapter also shows the
utility of PCMOS in realizing signal processing applications.
• CHAPTER IX. FUTURE DIRECTIONS FOR PCMOS RESEARCH: This
chapter explores the future directions for PCMOS research. Possible extensions to
the current research are described. Following this, different switches and emerging
research technologies are considered with the perspective on probabilistic computing.
The chapter also briefly discusses the utility of PCMOS approach for future semicon-
ductor technologies.
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• CHAPTER X. CONCLUSIONS: This chapter concludes this dissertation with a
summary of main contributions.
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CHAPTER II
ORIGIN AND HISTORY OF THE PROBLEM
This chapter describes the important concepts used in this dissertation and summarizes
the relevant prior work. Furthermore, the previous work is compared to the dissertation
research.
2.1 Statistical Variations in CMOS Circuits
For several decades, the amount of information that computers are capable of processing
and the rate at which they process has increased —through the scaling of CMOS tran-
sistors following Moore’s Law [132], which states that transistor density and performance
double every 3 years. These highly scaled devices in nanoscale CMOS [82] as well as in
emerging technologies [9, 110, 237] attempting to supplement CMOS by the end of the
ITRS roadmap [82], would inevitably exhibit statistical behaviors. Such behaviors are due
to noise as well as variability inherent in manufacturing processes and in the operating
conditions of devices.
Noise immunity becomes difficult to achieve in deep submicron (DSM) technologies due
to reduction of feature sizes, smaller supply voltages (smaller noise margins), and higher
density. These features render DSM technology inherently noisy with noise comprising
ground bounce and IR drops [128], thermal noise [184], capacitive and inductive cross-
talk [47, 217], charge leakage and charge sharing [6], and so forth. The reduction of the
feature sizes leads to a decrease in the number of dopants and channel electrons in the
active regions of the device. There are random fluctuations in the physical quantities of the
devices such as the channel current resulting from the random variations associated with
these dopants and channel electrons. From the central limit theorem, the magnitude of the
random variations is inversely proportional to the number of random variables. Thus, as
devices shrink, these random variations become more prominent. Sano [184] investigated
10
the intrinsic current fluctuations in very small Si-MOSFETs using Monte Carlo device
simulations and found that the normalized standard deviation of the drain current increases
as the device width is reduced to the deep submicron regime. The scaling behavior of the
inductive and resistance voltage drops across the on-chip power distribution networks was
studied in [128]. It was found that the signal to noise ratio (snr) decreases by the scaling
factor, S, in the case of resistive noise and by S2 in the case of inductive noise; hence,
the on-chip inductive noise increases faster and becomes more significant with technology
scaling as compared to resistive noise. It was concluded that careful trade-offs between the
resistance and inductance of power distribution networks in nanometer technologies will be
necessary to achieve minimum power supply noise levels. It was shown in [127] that the
noise immunity of dynamic digital circuits will be reduced in future technologies mainly due
to the supply and threshold voltage scaling.
Parameter variations, which include the process, temperature and supply voltage vari-
ations also become more prominent with the scaling [24]. Due to limitations of the fabri-
cation process (e.g. sub-wavelength lithography and etching) and variations in the number
of dopants in the channel of short-channel devices, device parameters such as length (L),
width (W ), oxide thickness (Tox) and threshold voltage suffer large variations [19], which in
turn affect the delay and power of the circuit. With each technology generation, the area
of a transistor decreases by about 50% while transistor currents decrease by only 20% to
30%. Since the voltages are no longer scaling rapidly (due to these variations), power den-
sity increases by almost 50% leading to hot spots on the die [52]. Similar to these thermal
variations, supply voltages can change significantly over time due to reasons such as supply
droop or overshoot events.
Given the impact of statistical variations summarized above, there is a need for new
alternatives and innovations that should address these probabilistic behaviors. Next, Sec-
tion 2.2 will describe various techniques that have been developed to tolerate and minimize
these statistical variations and Section 2.3 will summarize the approaches that aim to achieve
useful computation in the presence of these variations.
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2.2 Techniques to Reduce the Magnitude and Impact of the
Statistical Variations in CMOS Circuits and Systems
There has been extensive research on variation-tolerant design. One approach to designing
more robust circuits is to develop new design methodologies. For example, Goel et. al [58]
proposed a design methodology to build low-power, high-speed XOR-XNOR circuits with
high noise immunity. Higher noise immunity is achieved by adding transistors to the basic
designs and combining the XOR and XNOR gates with feedback transistors. Similarly,
in [4] a noise-tolerant cache design was proposed. The noise tolerance was achieved by
putting a diode in parallel with the gated-ground transistor—an extra NMOS transistor
was introduced between the source of the NMOS transistors and the ground to improve the
subthreshold leakage of a 6-transistor SRAM cell. Furthermore, various techniques have
been proposed to reduce the noise due to sources such as ground bounce [10, 32, 137],
cross-talk [94, 130, 148] and IR drops [36, 71]. One such technique by Henzler et. al [71]
reduces the power supply noise of power-gated circuits by using a charge pump based
activation technique. In power-gated circuits, fast block activation is desired to increase the
power gain, but it causes transient peak currents which may exceed the maximum supply
current. In [71], this IR-drop is reduced using a controllable block activation. In [94],
an on-chip bus encoding scheme targeted for high performance generic system on a chip
(soc) is proposed. This scheme reduces the delay faults by completely eliminating the
most critical type of crosstalk coupled switched capacitance. In another approach to reduce
crosstalk, Badaroglu et. al [10] introduced a clock-skew optimization methodology that
decreases simultaneous switching noise (SSN) in large digital circuits. In their solution, the
design is split into different clock regions to avoid the simultaneous switching of the large
circuit on the same clock edge. A common technique to reduce power supply noise of digital
integrated circuit is to insert decoupling capacitors (decaps) which serve as local reservoir
of current to meet the sudden current demands. There has also been substantial research
effort on the placement [232, 235] and optimization [34, 108] of decoupling capacitors and
their effectiveness [144, 227] in reducing the power supply noise.
To cope with parameter variations and the effects of these variations on performance
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and leakage, various circuit-level techniques have been used. For example, in the forward
body bias (FBB) technique [147], the device threshold voltage (Vt) is modulated for high
performance by forward biasing the body. This method also reduces the short channel
effects, hence reduces the Vth variations. Similarly, leakage power can be reduced using
reverse body bias (RBB) [93], in which the PMOS substrate voltage is raised above Vdd and
NMOS substrate is lowered below ground. These two body bias techniques were combined
into adaptive body bias (ABB) [210]. Knowing that Vth should be lowered for the circuits
that are too slow and raised for the circuits that are too leaky, ABB allows each die on a
wafer (and each large circuit block on a die) to have the optimum threshold voltage that
maximizes its performance subject to a power constraint. Similarly, adaptive supply voltage
(ASV) [35] is used to dynamically adjust the supply voltage against the variations in supply
voltage as well as the process variations, wherein the slow parts will have their operating
voltages set to a higher value, whereas the faster parts will have lower supply voltages. A
technique for temperature control is dynamic clock throttling [44] in which global clock
is stopped from toggling to cool down to hot-spots. Moving to the microarchitectural
techniques, Fetzer [52] described the use of adaptive circuits in Intel’s Itanium 2 9000 series
microprocessor (codenamed Montecito). In a large chip, clock skew can be up to 15%
of the clock distribution’s insertion delay because of the process, voltage and temperature
variations. To reduce the skew, a regional active deskew (RAD) system is used in Montecito.
RAD constantly monitors skew in clock distributions and makes adjustments to nullify skew.
2.3 Probabilistic Computation in the Presence of Statisti-
cal Variations
As summarized above, due to probabilistic behaviors in CMOS devices CMOS-based com-
puting platforms are rendered probabilistic. As a result, these probabilistic computing plat-
forms can be used for deterministic computing only when they are ameliorated with error
detection and correction mechanisms. The history of studies on realizing reliable Boolean
functions using noisy logic gates using hardware redundancy was first addressed by Von
Neumann [224]. The construction proposed in [224] was to build reliable Boolean functions
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by interleaving computational layers with error correcting layers to keep the probability of
error of the overall network under control. Error correction was done using triple modular
redundancy and majority voting. It was shown that a given logic function with arbitrarily
high reliability can be realized by the proposed construction using noisy logic gates with an
error probability of 0.0073. Elias [48] improved the reliability of computation by noisy logic
gates by employing error correcting codes. Elias concluded that an arbitrarily high level
of reliability can be achieved only when the computation rate approaches zero. In [166],
it was shown that the depth of a reliable Boolean function implemented with noisy logic
gates must be higher than that of the realization of the same with noiseless gates. However,
unlike Von Neumann’s work, it was not shown how the bound on the depth can be realized.
In [62], it was shown that when a given logic function is implemented with 3-input logic
gates, it is possible to compute reliably if the per-gate error probability is smaller than 1/6.
An interesting approach to the problem of reliable computing from unreliable elements was
proposed by Hegde and Shanbhag [70]. Their approach was to model the noisy logic gates
and wires as noisy discrete channels. Then, using this model and the requirement that
the information transfer capacity of the channel has to be greater than the information
transfer rate [186] lower-bounds on the energy dissipation, circuit speed, and transition
activity of digital circuits were derived. It was also shown that these lower-bounds can be
approached using noise tolerance via coding. In a recent study by Nepal et. al [150], a
novel noise-tolerant design methodology was proposed. This design technique is based on
Markov Random Field (MRF)s, which are used to maximize the probability of correct state
configurations of logic functions. It was shown that for CMOS circuits significant immu-
nity to noise and threshold voltage variations can be achieved by the propagation of state
variables over an MRF network. The approach is also applicable to different computing
platforms such as carbon nanotube (CNT)s, quantum dot cellular automata (QCA)s and
single electron transistor (SET)s.
As summarized in this section and in the former section, the efforts (such as [4, 58, 70,
150]) to cope with the challenge of uncertainty have considered noise as a source of instability
and primarily aimed at yielding a degree of noise immunity (or noise tolerance) yielding
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deterministic digital circuits and computing platforms. Differing from these approaches, in
this dissertation, rather than being considered as a hurdle to be overcome, noise is viewed as
a resource whose controlled use might in fact be useful in digital circuits. Hence, the precise
relationship between the probability of correctness and the associated physical attributes
(e.g. supply voltage and the amount of noise) are characterized for CMOS circuits that are
rendered probabilistic by noise. In this dissertation it is also shown how these noisy circuits
can be utilized to implement energy-efficient probabilistic and error-tolerant applications.
2.4 Energy Consumption of CMOS Circuits
Energy consumption of CMOS circuits consists of switching, short-circuit, and leakage en-
ergy components. Switching energy of a CMOS circuit, which we denote by ES is due to






where Ceff denotes the effective switching capacitance and Vdd denotes the supply voltage.
ES can be reduced by decreasing Ceff . Effective switching capacitance can be reduced
by using less logic, smaller devices, and fewer and shorter wires. Example techniques for
reducing the active area include resource sharing [37, 172], logic minimization [81, 211] and
gate sizing [42, 97]. The choice of logic style and circuit topology also affects the switching
energy consumption. For example, the number of devices that switch per cycle can be
reduced by using asynchronous circuits [14]. One common technique to reduce ES is to
reduce Vdd. Starting from the early work of Swanson and Meindl [205], wherein the authors
developed MOS transistor models valid in the subthreshold region of operation, low voltage
circuits and accurate models for the transistors of these circuits have been developed. For
example, in [228], the effect of supply voltage and threshold voltage scaling on the energy and
performance of a ring oscillator has been studied. Similarly, [60] has investigated the effect
of reducing the supply and threshold voltages on the energy efficiency of CMOS circuits.
Kuroda et. al [104] have described a variable supply voltage scheme, where the supply
voltage is changed adaptively depending on the required frequency of operation. There are
two drawbacks of reducing the supply voltage. One is the increase in the delay of gates
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due to the decrease in the supply voltage. To overcome this problem, the threshold voltage
is also scaled. The other drawback of reducing the supply voltage is the decreasing noise
immunity of the circuits. The trade-offs between energy, performance, and noise immunity
will be reviewed in Section 2.7.
Short-circuit energy dissipation (Esc) occurs due to direct path currents caused by
nonzero rise and/or fall times of inputs. Short-circuit current is significant when the rise/fall
time at the input of a gate is much larger than the output rise/fall time. For a typical CMOS
design, short-circuit energy is usually less than 10% of the dynamic energy and the ratio of
the short circuit energy to dynamic energy is inversely related to the ratio of the threshold
voltage to the supply voltage of the transistors [151]. There has been extensive research
on modeling the short-circuit power dissipation [3, 20, 65, 151, 180, 214]. The alpha-power
law MOSFET model [183] has been in the heart of a significant portion of the research on
the short-circuit power [20, 101, 151, 221]. Physical MOSFET model based short-circuit
dissipation models have also been developed [8, 214]. In an interesting approach to short-
circuit power estimation, Acar et. al [3] have developed a methodology based on the timing
models of CMOS gates that are used in timing analysis. Due to the increasing effect of
interconnects on VLSI design, a recent short-circuit power model considers the RLC-based
load models [33].
Leakage energy can be described as the energy that is dissipated through transistors
without producing any useful outcome. There are three major mechanisms [181] that cause
leakage energy dissipation (EL): (1) subthreshold (2) gate (3) reverse-biased, drain- and
source-substrate junction band-to-band-tunneling. Subthreshold leakage occurs because of
the weak inversion conduction of a MOS transistor when the transistor’s gate voltage is
below the threshold voltage (Vth) and it increases exponentially as Vth increases. Reverse-
biased source/drain junction leakage dissipation occurs due to the reverse-biased junction
currents and depends on the junction areas and doping concentration. Gate leakage dissi-
pation is due to the tunneling current flowing into the gate of the transistor. Gate leakage
increases as gate oxide thickness (Tox) is scaled down. Several leakage models for different
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leakage currents such as subthreshold leakage current [91, 159], band-to-band tunneling cur-
rent (BTBT) [139, 177], and gate tunneling current have been developed. In [140], authors
developed accurate models for BTBT, gate and subthreshold leakage currents in logic gates
such as inverter, NAND, and NOR. Rao et. al [176] reported an efficient technique for es-
timating gate leakage current by performing a logic state based analysis of the transistors.
Rahman et. al [173] proposed a technique for fast estimation of gate and subthreshold leak-
age currents in digital logic circuits. Narendra et. al [146] developed a statistical model to
estimate sub-threshold leakage based on variations in threshold voltage in the chip. In [138],
the impact of loading and transistor stacking on the total leakage current was modeled.
There has also been extensive work on minimization and optimization [2, 18, 107, 111,
168, 175, 193] of leakage. At the process level, leakage reduction can be achieved by con-
trolling the dimensions (length, oxide thickness, junction depth, etc.) and doping profile in
transistors. At the circuit level, threshold voltage and leakage current of transistors can be
effectively controlled by controlling the voltages of different device terminals (drain, source,
gate, and substrate). For example, at the process level, supersteep retrograde wells [208]
and halo implants [234] have been used as a means to scale the channel length and increase
the transistor drive current without causing an increase in the OFF-state leakage [181].
The leakage reduction techniques at the circuit level include transistor stacking [88], sup-
ply voltage optimization [136], reverse body biasing [93], dynamic threshold voltage [96],
multiple threshold voltage [143] and state assignment [106]. Furthermore, there are input
vector control techniques [2, 64], which force the circuits into low leakage states during the
standby periods.
As summarized above, decreasing Vdd reduces the switching, short-circuit and leakage
energies. However, when Vdd is decreased, probability of correctness, hence the reliability
of the circuit also decreases. In a surprising and new approach to countering both of
these competing needs, in this dissertation, the solution that is proposed is trading of the
reliability of the computation with the energy consumption of the integrated circuits. In
doing so, probabilistic circuits that work at low supply voltages and in the presence of noise
are developed. These probabilistic circuits are targeted to be the building blocks of energy
17
efficient implementations of probabilistic applications such as Bayesian inferencing [178] and
probabilistic cellular automata [53], as well as DSP primitives such as fast Fourier transform
(FFT) and finite impulse response (FIR) filter.
2.5 Noise Fundamentals and Noise Sources in Semicon-
ductors
Noise is any unwanted disturbance that is interfering with a desired signal. This unwanted
signal is often caused by external sources, such as the electrostatic or electromagnetic cou-
pling between the circuit and AC power lines or the cross-talk between adjacent circuits.
This type of noise can be eliminated by adequate shielding, filtering or by changing the
layout of circuit components. On the other hand, the basic random mechanisms inherent
in the electronic devices also cause noise, which can neither be predicted exactly, nor can
be totally eliminated.
Random noise is generated by almost everything in nature. In video signals, noise
appears as snow on the screen of a television set. In audio signals, noise can be heard as
a background hiss. In electronic circuits, noise is controlled by careful design. Because
it cannot be described by any mathematical function, it must be described by probability
and statistics. Some of the important ideas of these disciplines that are applicable to noise
analysis are described below.
2.5.1 Basic Concepts and Definitions
In this section, important concepts and definitions that will be helpful in understanding the
properties of random signals are summarized. The reader can refer to [57, 84, 90, 158] for
a detailed analysis of probability, random variables and stochastic processes.
2.5.1.1 A Brief History of Probability Theory
The classical foundation of probability theory began with the notion of equally likely classes
in the eighteenth century. The classical definition of probability, formulated by Bernoulli [17]
and De Moivre [131] is: the probability of an event is the ratio of the number of equally
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likely cases that favor it to the total number of equally likely cases possible under the cir-
cumstances. Initially, probability theory mainly considered discrete events, and its methods
were mainly combinatorial. Eventually, analytical considerations compelled the incorpora-
tion of continuous variables into the theory. This culminated in modern probability theory,
the foundations of which were laid by Kolmogorov. Kolmogorov [102] combined the notion
of sample space, introduced by von Mises [223], and measure theory, invented by Borel [22]
and Lebesgue [67], and presented his axiom system for probability theory in 1933. This
became the axiomatic basis for modern probability theory. Kolmogorov’s philosophy was
frequentist which views the probability of an event as the ”limit” of its relative frequency
in a large number of trials.
In contrast to the frequentist interpretation of probability, in Bayesian view, probability
is defined as the degree to which a person believes a proposition. The Bayesian approach
is named after Thomas Bayes, the originator of Bayes’ theorem [13]. This theorem is often
used to update the plausibility of a given statement in light of new evidence. The Bayesian
interpretation of probability allows probabilities to be assigned to all propositions (or, in
some formulations, to the events signified by those propositions) in any reference class of
events, independent of whether the events can be interpreted as having a relative frequency
in repeated trials.
Since it is possible to conduct apriori experiments and collect statistical data out of
these experiments, in this dissertation, frequentist view of probability is adopted.
2.5.1.2 Random Variables and Sample Spaces
Formally, a random variable is a measurable function from a probability space into a mea-
surable space [46]. This measurable space is the space of possible values of the variable, and
it is usually taken to be the real numbers with the Borel σ-algebra [63]. Probability space
is a measurable space (Ω,F , P ) where (Ω,F) is a measurable space and P is the probability
measure on F . Here, Ω is the sample space which is a nonempty set whose elements are
known as outcomes, F is a σ-algebra of subsets of Ω, and the probability measure P is a
function from F to the real numbers that assign to each event a probability value between
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0 and 1.
In much simpler terms, a random variable is a function X that assigns to each possible
outcome of an experiment a real number. The sample space of the experiment is the set of
all possible outcomes. If the sample space is either finite or countably infinite, the random
variable is said to be discrete. If X may assume any value in some given interval I (the
interval may be bounded or unbounded), it is called a continuous random variable. In the
following, simpler definitions will be provided for the sake of understandability.
2.5.1.3 Probability Density Function
Let X be a continuous real-valued random variable. A probability density function for X
is a real-valued function f which satisfies
P (a ≤ X ≤ b) =
∫ b
a
f (x) dx (2)
for all a, b ∈ ℜ.
The probability density function f contains all the probability information about the
experiment, since the probabilities of all events can be derived from it. In particular, the
probability that the outcome of the experiment falls in an interval [a, b] is given by (2), that
is, by the area under the graph of the density function in the interval [a, b]. Hence, there is
a close connection between the probabilities and areas. This connection is utilized in this
dissertation too (see Section 3.2).
Similarly, in the context of calculus, the probability of occurrence of an event in the
interval [x, x + dx], where dx is small, is approximately given by
P [x + dx] ≈ f (x) dx
that is, by the area of the rectangle under the graph of f . Note that as dx → 0, the
probability → 0, so that the probability of a single point is 0.





Another function that is closely related to the probability density function is the cu-
mulative distribution function. For a continuous real-valued random variable with density








F (x) = f(x)
The word distribution is often used to refer to the cumulative distribution function. How-
ever, it is also used to refer to probability density function as in “normally distributed”
which means that the random variable has a normal density function, which will be de-
scribed below in Section 2.5.1.6. In the sequel, “distribution” and “distributed” will be
used to refer to density function, whereas “distribution function” will be used to refer to
cumulative distribution function.
2.5.1.4 Random Processes
As formerly described, a random variable X is a mapping from the sample space Ω to
ℜ. Similarly, a random (stochastic) process is a mapping from the sample space into an
ensemble of time functions (known as sample functions). To every event w ∈ Ω, there
corresponds a function of time t and w, X(t, w). For example, in a dice rolling experiment
where the outcome is the number on the face of the dice, Ω = {1, 2, 3, 4, 5, 6}, and one can
define choose X(t, i) = ti as a random process.
For a discrete random process, w takes on only discrete values, whereas for a continuous
random process, w takes on a continuum of values.
For a fixed t = to, the quantity X(to, w) is a random variable mapping Ω to ℜ. For
fixed w = wo, X(t, wo) is a well-defined, non-random, function of time. For fixed to and wo,
X(to, wo) is a real number.
For a random process, the first-order order distribution function is defined as
F (x, t) = P [X(t) ≤ x] (4)
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The first-order density function is defined as
f(x, t) ≡ dF (x, t)
dx
(5)
These definitions generalize to the nth order case. For any given positive integer n, let
x1, x2, · · · , xn denote n “realization” variables, and let t1, t2, · · · , tn denote n time variables.
Then, the nth − order distribution function is defined as
F (x1, x2, · · · , xn, t1, t2, · · · , tn) = P [X(t1) ≤ x1, X(t2) ≤ x2, · · ·X(tn) ≤ xn] (6)
Similarly, the nth − order density function is defined as
f (x1, x2, · · · , xn, t1, t2, · · · , tn) =
∂nF (x1, x2, · · · , xn, t1, t2, · · · , tn)
∂x1∂x2 · · · ∂xn
(7)
A process X(t) is stationary if its statistical properties do not change with time. Hence, if
F (x1, x2, · · · , xn, t1, t2, · · · , tn) = F (x1, x2, · · · , xn, t1 + c, t2 + c, · · · , tn + c)
for all orders n and all time shifts c, then the process is stationary.
2.5.1.5 Statistical and Temporal Averages
Statistical averages are useful in describing random variables and random processes. To
describe random variables, ensemble (or statistical) averages, the averages over a series of
events, are required; whereas for random processes, temporal averages, that is the averages
over time, are also necessary. Below, first the ensemble averages for a random variable, then
the time averages of a random process are described.
Expectation of a Random Variable. Let X denote a random variable with density func-
tion f(x), the expected value (or mean or average) of X is defined as




If the random variable X is discrete and takes on the value of xi with probability
P [X = xi] = pi, then the expected value of X is





Variance and Standard Deviation of a Random Variable. The variance of random vari-
able X is defined as







(x − µ)2 f(x)dx (10)
The square root of the variance is called the standard deviation of the random variable, and
it is denoted as σ. Variance is a measure of the dispersion about the mean.




The rms and standard deviation of a random variable are related through
rms2 = σ2 + µ2 (12)
Hence, when the mean of a random variable is 0, its rms and σ are identical.
Moments of a Random Variable. The nth moment of a random variable X is defined as





Note that variance can also be expressed as
σ2 = m2 − µ2 (14)
Statistical and Time Averages of Random Processes. The expected value (or mean) of
a random process X(t) is defined as




The expected value is a first-order statistic since it depends only on the first-order
density function.
The variance of a random process is defined as
σ2 (t) = E
[





(x − µ(t))2 f (x, t) dx (16)
On the other hand, the autocorrelation function of X(t) is defined as





x1x2f(x1, x2, t1, t2)dx1dx2 (17)
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Since the autocorrelation function depends on the second-order density function of X(t),
it is a second-order statistics.
When X(t) is stationary, the mean




is constant over time, and the autocorrelation function is





x1x2f(x1, x2, τ)dx1dx2 (19)
depends only on the time difference τ = t1 − t2.
A process X(t) is wide-sense stationary (WSS) if its (1) mean µ(t) = E [X(t)] is constant,
and (2) its autocorrelation R(τ) = E [X(t)X(tτ)] depends only on the time difference τ .
A process is said to be ergodic if all orders of statistical and time averages are inter-
changeable. Since, the ensemble averages can not change over time, ergodicity also implies
stationarity. When the process is ergodic, then the statistical average of the process is
identical to its time average:





Similarly, for an ergodic random process, the correlation function is





X (t)X (t + τ)dt (21)










X2 (t) dt (22)
2.5.1.6 Normal Probability Density Function
The normal (also referred to as Gaussian) probability density function is the most important
probability function in the study of noise. If the variation in a process is caused by a large
number N of random and unrelated occurrences, it can be shown that the probability
density function for the process tends to a Gaussian function in the limit as N → ∞. This








Figure 3: Normal probability density function.
is generated by the randomness in the flow of many current carriers, it can be described by
the normal density function.










is a normal probability density function, where X denotes a random variable, µ and σ
denote the mean and variance of this variable respectively. It is often called the bell curve
because the graph of its probability density resembles a bell as shown in Figure 3. The
maximum value occurs at x = µ and it is inversely proportional to σ.
2.5.1.7 Power Spectral Density
Let X(t) be a WSS random process. X(t) has and average power of E [|X(t)|], a constant.
This total average power is distributed over some range of frequencies. This distribution
over frequency is referred to as power spectral density (or power spectrum), and denoted
by SX(w). SX(w) is non-negative (SX(w) ≥ 0). The area under SX is proportional to the
average power in X(t)






Also, note that the average power is measured in Watts and SX(w) is measured in Watts/Hz.





















X(t), |t| ≤ T
0 |t| > T
(26)
Spectral density is related to the autocorrelation as stated by the Wiener-Khinchin Theo-
rem [129]: the Fourier transform of the autocorrelation is the power spectral density.
SX(w) = F [R (τ)] (27)
2.5.1.8 Additive White Gaussian Noise
Additive white Gaussian noise (AWGN) is a generally accepted model [43] for thermal noise
in communications channels. Noise is additive, that is, the received signal is equal to the
addition of the noise to the transmitted signal, wherein noise is statistically independent
of the signal. Furthermore, noise has a white spectrum [109], that is, noise is a random
process with a flat (constant) spectral density, which also means that the autocorrelation
of noise in time domain is zero for any non-zero time offset. Finally, noise has a normal or
Gaussian probability density function. Also, note that an infinite-bandwidth white noise
signal is purely a theoretical construction. By having power at all frequencies, the total
power of such a signal is infinite. In practice, a signal can be ”white” with a flat spectrum
over a defined frequency band.
In this dissertation, bandlimited AWGN noise sources are used, since many of the in-
herent noise sources in semiconductors produce white Gaussian noise (will be seen in Sec-
tion 2.5.2) and every electronic system has a finite bandwidth.
2.5.2 Noise Mechanisms in Semiconductor Devices
The fluctuating current and voltages due to the underlying physical mechanisms in semi-
conductors give rise to noise. The primary types of semiconductor noise are thermal noise,
shot noise, and flicker noise.
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2.5.2.1 Thermal Noise
The statistical nature of scattering of free charge carriers cause random changes in their
velocities and hence give rise to random microscopic currents. As a result, a fluctuating
current equal to the sum of these microscopic currents exist in semiconductors along with a
fluctuating voltage that can be measured at the electrical contacts. This fluctuating voltage
is called thermal noise under thermal equilibrium conditions. Thermal noise is also called
Johnson noise as it was first measured by Johnson [87] in 1928. A little later in the same
year, Nyquist [152] derived a formulation for the mean square value thermal noise voltage
across a resistor, which is given by
v2t = 4kTRδf (28)
where k is the Boltzmann’s constant, T is the absolute temperature, R is the resistance
and δf is the bandwidth in Hz over which the noise is measured. This simple equation is
valid only as long as f << kT/h, where h is Planck’s constant. Otherwise the mean-square










From the Central Limit Theorem, the amplitude distribution of thermal noise is Gaus-
sian [216].
2.5.2.2 Shot Noise
Shot noise is generated by the random emission of electrons or by the random passage of
electrons and holes across a potential barrier. The mean-square shot noise current in the
frequency band δf is given by
i2sh = 2qIDCδf (30)
where q is the electronic charge and IDC is the DC current flowing through the device. This
equation was derived by Schottky in 1918 [185] and is known as the Schottky formula. The






The spectral density is constant with frequency; thus shot noise is white noise. Further-
more, the amplitude distribution of shot noise can be modeled by a normal or Gaussian
distribution.
2.5.2.3 Flicker (1/f) Noise
1/f noise takes its name from its spectral density which is proportional to 1/fn, where n
is usually 1, but can take values from 0.8 to 1.3 in various devices. The frequency range
of 1/f noise is from frequencies as low as 10−6 to 10kHz [76]. The mechanisms causing 1/f
noise have not been fully understood yet. There are different explanations about its origin
and different formulations have been proposed for its calculation. For example, in resistive
materials, its origin seems to be fluctuation of the mobility of the free charge carriers.
1/f noise is a quite common phenomenon [134]. It is observed in diodes, transistors,
resistors, thermistors, thin films, and light sources. Even the fluctuations of a membrane
potential in a biological system have been reported to have 1/f noise. The theory of flicker
noise in semiconducting filaments was developed by McWhorter [122] in 1955. The origin of
1/f noise in MOS transistors has been the subject of great study and controversy [76, 218].
In 90’s, the studies of small area sub-micron MOS transistors [79, 99] have, to a large extent,
resolved the controversy and there is now a generally agreed upon physical model for 1/f
noise [31, 79, 83].
Flicker noise is modeled by a noise current source in parallel with a device. In general,







where IDC is the dc current, n ≃ 1, Kf is the flicker noise coefficient, and m is the flicker
noise exponent. Kf and m change from material to material and from technology to tech-









2.6 Probabilistic Switching and Energy-Probability Trade-
offs
In this section, we will first describe the concepts of probabilistic switch and switching.
Following this, we will present a review of the research on the probability and the switching
energy of such switches.
We define a switch as a device for realizing computations that are functions of a single
bit. To realize computations, switching is used to alter the current bit or value, say 0, to
some other value, say 1. A probabilistic switch produces the desired value as an output
that is 0 or 1 with probability p, and, hence, can produce the wrong output value with a
probability of (1 − p). In contrast with a probabilistic switch, a conventional deterministic
switch produces an output whose value is always correct.
The notion of a value such as 0 or 1 being modeled in a physical system with a single
molecule dates back to 1929 and can be attributed to Szilard [206]. In particular, his work
and that of several subsequent physicists was motivated by a need to explain the celebrated
Maxwell’s demon [206] paradox. Subsequent authors credit Szilard with having envisioned
the modern notion of a “bit” and a machine with two “states”.
The energy characteristics of switching have their roots in thermodynamics, the history
of which, traces back to the works of Carnot [28] and Clausius [39] in the early nineteenth
century, leading to significant developments in the early part of the twentieth century. In-
fluenced significantly by Maxwell ([120, 121]), the current statistical interpretation of ther-
modynamics was first introduced by Boltzmann [21] and was later developed by Gibbs [56]
and Planck [167].
While other celebrated researchers, including von Neumann [225], observed that the
minimum energy needed to compute a bit is kT ln2 joules, it was Landauer [105] who
took a very big step toward clarifying the Maxwell’s demon paradox in his widely known
work. In doing so, he also explicitly laid the foundations for the (more) modern field of the
thermodynamics of computation. Bennett [16] pioneered logically reversible computations,
leading to the widely known models for reversible computing that admit computations with
energy recovery. By contrast, in this research switching is based on nonrecovering modes
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of energy consumption and computation energy once expended by a switching step is not
recovered, even if such a recovery is physically feasible through reversible thermodynamic
processes from a physical standpoint.
In the context of probabilistic switching, Palem [155] characterized switching as well as
its associated energy consumption based on physical realizations characterized by (classical)
statistical thermodynamics. This statistical foundation served as a basis here for determin-
ing the energy consumption of computations constructed from networks of switches. These
switches are inherently probabilistic; they do not need an explicit random source, typically
realized as a pseudo-random number generator central to the earlier development of the
theory of probabilistic algorithms (see [219] for example).
Moving toward realizations of ”electrical switches”—transistors, based on which mod-
ern computers are built the inherent energy needed by deterministic switching were stud-
ied by Meindl [123], and Meindl and Davis [125] wherein they established fundamental
limits and derived energy lower-bounds for CMOS-based switches. A former analysis on
energy consumption-reliability problem and associated limits for digital circuits was due
to Stein [198], wherein he derived the relationship between the error probability and en-
ergy consumption of an inverter and showed that an error rate of 10−19 necessitates an
energy consumption of 165kT. Similarly, Natori and Sano [149] derived a minimum energy
consumption-reliability relationship for practical electrical circuits and concluded that the
request on reliability of the total logic system will establish the lower limit to the downsizing
of devices, and the lower limit of device size in CMOS LSI lies around 10-20 nm. Kish [100]
also studied the potential technological difficulties of device scaling due to thermal noise
and predicted that serious miniaturization problems may be expected in 6 to 10 years when
the feature sizes decrease below 40 nm.
Hegde and Shanbhag [70] found energy lower-bounds for digital circuits operating in
the presence of noise. In their work, lower-bounds on circuit speed, transition activity,
dynamic energy dissipation and total energy dissipation are derived using information-
theoretic concepts. Abbas, Ikeda and Asada [1] investigated the noise immunity of the static
CMOS low power design schemes in terms of the logic and delay errors caused by different
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kinds of noise existing in the digital CMOS circuits and concluded that dual threshold
voltage scheme surpasses the other schemes from the noise immunity point of view.
In this dissertation, the simplest CMOS circuit that is characterized in terms of its en-
ergy consumption and probability is an inverter-based switch that is similar to the switch
elements used by Stein [198], Natori and Sano [149], and Kish [100]. Differing from the
previous work, this dissertation presents a detailed characterization of this probabilistic in-
verter (switch) that considers different noise couplings, the effects of the frequency at which
noise and the output are sampled and short-circuit energy dissipation. The probabilistic
inverter and larger probabilistic circuits (NAND, XOR, full adder for example) were ana-
lyzed and optimized in terms of their energy consumption, performance and probability of
correctness.
A consistent theme in all of the previous work is that computation and, hence, the value
of a bit being computed is deterministic—since computation, starting with Turing, was
considered to be essentially a deterministic activity—and, thus, traditionally, its physical
instantiation has not been subjected to a statistical interpretation. Furthermore, statis-
tical variations such as noise are undesirable and the scaling limits of CMOS devices are
determined based on the inherent noise sources in the devices. In contrast, this dissertation
emphasizes probabilistic computation with a probability parameter p and aims to show
that probabilistic circuits using noise in a controllable manner can be used to achieve low
energy computing at different levels of VLSI design from circuits to architectures and to
applications.
2.7 Energy, Delay and Probability Trade-offs
With the continued scaling of technology, the design constraints for integrated circuits
have experienced a major change. In the past, the amount of functionality that could be
integrated on chip was limited by area; today, power dissipation is the primary limiting
factor. Focusing primarily on performance for high-speed circuits will result in too much
power dissipation. Focusing only on energy (for example for mobile applications) is equally
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inadequate, since this approach rarely achieves the required performance. Hence, the de-
sirable optimization should either minimize energy consumption subject to a throughput
constraint, or maximize the amount of computation for a given energy budget. Meanwhile,
noise immunity has become difficult to achieve in deep submicron (DSM) devices due to
reduced feature sizes, smaller supply voltages (hence smaller noise margins), and higher
integration density, and designing low-power integrated circuits in the presence of noise
is a challenging problem because it necessitates addressing the issues of energy reduction
and reliable operation simultaneously. The previous approaches to these problems will be
discussed below, starting with the approaches addressing optimization of energy and per-
formance of CMOS circuits simultaneously, and continuing with analysis and optimization
of energy, performance and reliability (probability of correctness) of CMOS circuits.
The methods of optimizing the energy and delay are well explored (see [11, 26, 60, 117]).
Typically, an optimum in the energy-delay space has been searched for through minimiza-
tion of objective functions that combine energy and delay. Various objective functions (or
metrics) have been proposed to achieve energy and delay optimizations. Gonzalez, Gor-
don, and Horowitz [60] introduced the edp as a metric to evaluate the energy efficiency of
CMOS circuits. Minimizing the edp of a circuit results in a particular design point in the
energy-delay space where 1% of energy can be traded off for 1% of delay. Although edp
is useful for comparison of different implementations of a design, the design optimization
points targeting EDP may not correspond to an optimum under desired operating condi-
tions. As a result, other metrics have been proposed. For example, Penzes and Martin [163]
proposed the metrics in the form of E ·Dn, where energy-delay efficiency index n ≥ 0 char-
acterizes any feasible trade-off between energy and performance. Hofstee [74] suggested the
use of energy-performance ratio, which is the ratio of percent increase in energy per opera-
tion per percent increase in performance for various possible design parameters. Markovic
et al. [117], presented methods for efficient energy performance optimizations at the cir-
cuit and microarchitectural levels by extending the energy-performance ratio approach to
a succinct sensitivity analysis. The sensitivity analysis of Markovic et al. [117] can also
be considered as optimizing for many possible metrics in the form of E · Dn. Therefore,
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each optimal point corresponds to a different value of energy-performance ratio. In this
dissertation, we limit ourselves to circuits and architectures that we can optimize at an
energy-performance ratio of 1 and we use the edp metric to show the trade-offs between
the energy, performance, and p. Our goal is to find the optimal Vdd-Vth operation region
for PCMOS circuits given various constraints on their performance, edp, and p.
Moving to the trade-offs between energy, performance and probability of correctness of
CMOS circuits, a notable effort was due to Hegde and Shanbhag [70]. The primary purpose
of their work was to derive information-theoretic lower-bounds on the energy consumption
of noisy gates. In doing this, they also considered the performance and probability of
correctness of these noisy circuits as constraints. Their lower-bounds guaranteed reliable
computation in the presence of noise. By contrast, this dissertation research investigates
the trade-offs between p, performance, and energy, wherein p is an independent design
parameter and its value does not necessarily guarantee reliable computation. The main
concern of this research is not reliable computing, but being able to compute under the
constraints on energy, performance and p vales that are imposed by the application.
2.8 Probabilistic Algorithms
A probabilistic (randomized) algorithm is an algorithm that uses random numbers for the
choices that it makes during its computation [135]. One of the early examples of random-
ized algorithms was by Rabin [170], where randomization was explicitly proposed as an
algorithmic method for the problems in number theory and computational geometry. Since
then, many techniques to devise and analyze randomized algorithms have been proposed.
Some of the areas of application of randomized algorithms [92] are fingerprinting, random
sampling, random sorting, partitioning and load balancing. The growth of applications of
randomized algorithms has resulted from two major benefits of randomization: speed and
simplicity. For example, Freivald’s technique [135] provides a simple and fast solution to ver-
ifying matrix multiplication. The matrix multiplication verification problem and Freivald’s
technique are as follows:
Given n x n matrices, A, B, and C, we would like to verify that AB = C. Freivald’s
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randomized algorithm first chooses a random vector r ∈ 0, 1n whose each member is chosen
independently and uniformly at random from 0 to 1. Then, we can compute x = Br,
y = Ax = ABr, and z = Cr in O(n2) time. If AB = C then y = z. The algorithm errs
only if AB 6= C, but y and z turn out to be equal. It is shown that the probability of
error is 12 . If this step is repeated k (k << n) times, the probability of error will decrease
to (1/2)k, but the algorithm will be take O(k · n2) of time. This method takes less time
than the obvious O(n3) time matrix multiplication algorithm and is much simpler than the
fastest deterministic matrix multiplication algorithm which runs in time O(n2.376) [135].
Due to the probabilistic steps involved, probabilistic algorithms require random bits
when implemented in software or hardware. As a result, various approaches have been
developed to generate random bits. For example, there are pseudorandom generator (prng)
algorithms, which uses arithmetics to generate a sequence of numbers that approximate the
properties of random numbers. For example, linear feedback shift register (LFSR) based
prngs use a shift register whose input bit is a function of its previous state. In [38], LFSR-
based hardware prngs were described, wherein FPGA implementations for different prngs
were developed. Similarly, in [61], LFSR-based stream ciphers were developed. These
stream ciphers were not only constructed from very simple hardware but also were power
efficient. The power efficiency was achieved by utilizing a variable power supply controller
that can reduce the supply voltage adaptively depending on the workload of the encryption
module.
Another set of well-known prngs is Linear congruential generators (LCGs). LCGs are
defined by the recurrence relation:
zn+1 = (A × zn)modM (34)
where modulus, M , is a large prime integer and the multiplier, A, is an integer in the range
2, 3, · · · , M − 1. This sequence is initialized by choosing a value of z (z1) from 1, 2, · · · , M .
More information about LCGs can be found in [160], where the authors present a minimal
standard LCG, discuss the implementation details and present theoretical considerations.
As the use of computer networks, mobile computing and wireless communications have
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become widespread; the design of cryptographic systems to keep these communication net-
works secure has become increasingly important. For this unique set of probabilistic al-
gorithms, high quality random number generators (rngs) are required. For example, a
random number generator (rng) based on the frequency instability of a running oscillator
has been described in [50]. This rng was developed for use in cryptographic systems and
was the first integrated device of its type. In [164], a thermal noise based rng integrated
circuit has been shown. Since this rng IC was intended for use in highly secure crypto-
graphic applications, the rng circuit is quite complicated and includes an A/D converter,
sample/hold circuitry, a trans-conductance amplifier and a current-controlled oscillator.
In this dissertation, we use PCMOS circuits to implement probabilistic algorithms and
we wish to show that statistical behavior of CMOS circuits can be harnessed to achieve
useful computation. The PCMOS circuits used for implementing probabilistic algorithms




ENERGY EFFICIENT PROBABILISTIC CMOS
CIRCUITS AND THEIR CHARACTERISTICS
As CMOS technology scales down into the nanometer region, the impact of deep submi-
cron noise poses a challenge [70, 100, 149, 198]. In the 2003 International Technology
Roadmap for Semiconductors (ITRS) roadmap [82], it is stated that increasing noise sen-
sitivity has become an important issue in the design of devices, circuits, and systems due
to a reduction in operating voltage by 20% per technology node. On the other hand, an
accompanying challenge to CMOS design involves achieving low-energy computation, which
has been traditionally addressed by voltage scaling. However, the utility of voltage scaling
is decreasing [60], as reduced voltage levels also reduce noise immunity even further.
The surprising premise that noise (or randomness) can be harnessed as a resource to
achieve low energy computing was validated for the first time by Palem [154, 155] who
outlined a framework for probabilistic switches and computational models based on these
switches. These models were used to show that probabilistic algorithms [135] yield low-
energy computations. Thus, Palem’s work established that well-characterized noise is po-
tentially of value in realizing low-energy computing platforms for probabilistic applications
based on probabilistic algorithms.
In this chapter, we develop and detail the device level characterizations of a probabilistic
CMOS (PCMOS) switch. In doing so, we consider different types of noise couplings, as well
as the effects of the frequency at which noise and the output are sampled on the probabilistic
behavior. We also model the probabilistic behavior of a PCMOS switch induced by power
supply noise. Specifically, we analytically model the relationship between the energy per
switching E, and the probability of correctness p with different types of noise couplings and
validate our models using circuit simulations. For completeness, we outline the architecture
and application level benefits of PCMOS switches.
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The chapter is organized as follows: Section 3.1 describes the PCMOS switch (inverter).
Section 3.2 outlines the analytical models developed for the PCMOS switch. The validation
of the analytical models is presented in Section 3.3. Section 3.4 describes the effects of noise
and output sampling frequencies on the behavior of the PCMOS switch. The application
impact is briefly discussed in Section 3.5. Finally, Section 3.6 concludes this chapter.
3.1 Basic Concept
In this section, we introduce the concept of probabilistic switching, and introduce a PCMOS
inverter realization of a probabilistic switch.
3.1.1 Probabilistic switch
A switch is a digital device with one input and one output. The output of the switch is a
function f , of the input of the switch. The act of switching involves the invocation of the
function f , which determines the output of the switch. The act of switching takes some finite
amount of time Ts. The switch and its associated switching can be either deterministic or
probabilistic. Let X(t) and Y (t) respectively denote the input and output of a switch where
t denotes time. Then, for a deterministic switch, Y (t2) = f(X(t1)), where f :{0,1}→{0,1} is
a one-input Boolean function, t2 is the point in time when the switching ends, and t1 is the
point in time when the switching starts. By contrast and in the context of a probabilistic







f (X (t1)) with probability p (1/2 < p < 1)
f (X (t1)) with probability 1 − p
(35)
where f(X) denotes the logical complement of the Boolean function f(X).
3.1.2 PCMOS inverter realization of a probabilistic switch
Informally, a CMOS inverter is a digital gate that realizes the complement function. Switch-
ing in this case corresponds to the flow of the switching current through the output capac-
itance of the inverter. In the context of the switch described in Section 3.1.1, for a deter-
ministic inverter, Y (t2) = X(t1) where X and Y denote the Boolean (henceforth referred
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to as the binary value for convenience) values of the input and the output of the inverter,
respectively. The switching time Ts = (t2 − t1) is the propagation delay of the inverter.
For a probabilistic inverter, the output to input relationship is described by (35). Since in
its physical realization the probabilistic switch is a binary device, we digitize the continuous
output signal of an inverter using (36) below, where the function Y is characterized by the
binary value associated with the continuous output signal Vout, of the inverter. (The binary







1 if Vout (t) ≥ Vm
0 otherwise
(36)
In (36), Vm denotes the midpoint voltage [215] of the CMOS inverter.
3.2 Analytical Models for the Probabilistic Behavior of a
PCMOS Inverter
In this section, we will first present the analytical model characterizing the probability
parameter p of a probabilistic inverter (switch), when thermal noise is coupled to its input,
or to its output. Following this, in Section 3.2.2, we will model the effect of power supply
noise on the probabilistic behavior of a probabilistic inverter. In Section 3.2.3, we will
establish and discuss the relationship between the energy per switching step E and the
probability parameter p, referred to as the E-p relationship of a probabilistic inverter.
3.2.1 Analytical Modeling of the Probabilistic Inverter with Input- and Output-
Coupled Thermal Noise
For both the cases when noise is coupled to the input (Figure 4(a)) and to the output
(Figure 4(c)) of the inverter—for succinctness and unless otherwise stated, we will refer to
a probabilistic inverter as an inverter in the sequel—we use the idealization consisting of an
electrical switch in series with a resistor and a capacitor as shown in Figures 4(b) and 4(d),
respectively. We base this idealization of an inverter on the early work of Stein [198] and of
Natori and Sano [149]. The resistor R represents the effective resistance of each transistor







































Figure 4: The idealization of a probabilistic inverter (a,b) when thermal noise is coupled
to the output and (c,d) when thermal noise is coupled to the input.
that the inverter switches at a voltage Vm which corresponds to the midpoint voltage [215]
of the inverter.
Following Stein [198] and Pant et al. [157], we consider noise sources to be random
processes that are characterized by a Gaussian distribution with a standard deviation σ.
Here, the value σ is referred to as the rms value of the noise. Also, in the frequency range
of interest, the power spectral density of the noise is a constant, that is all of the frequency
harmonics contribute equally to the magnitude.
For simplicity, in all of our studies, the sampling period of the noise is larger than the
propagation delay (Ts) of the inverter, so that noise can be propagated to the output of the
gate in all cases of noise coupling. Furthermore, the output voltage (Vout) is sampled at the
same period as that at which noise is sampled. (Hence, we need not consider the (low-pass)
filtering effect of the inverter on the noise.)
The behavior of a noise-induced probabilistic inverter is shown in Figure 5 and detailed
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Vm
Probability of 0 being 




Digital 0 Digital 1
e10 e01
Figure 5: The digital value 0 (and 1) corresponding to the noisy output (input) voltage of
the probabilistic inverter is represented by a Gaussian distribution with a mean value of 0
(or Vdd) and a standard deviation σ which is the rms value of the noise—modeled for both
the input- as well as the output-coupled cases.
characterized by a Gaussian distribution so that a value of 0 can, with a sufficiently large
noise magnitude, be sampled to be a value of 1 and vice versa. The probability of this
event is determined by the area under the distribution curve corresponding to the range in
question. Thus, in this figure, the probability of the output (input) digital value 0 being
treated as 1, and the probability of the output (input) digital value 1 being treated as 0, are
respectively, represented by the areas e01 and e10; these correspond to the two regions in the
intersection of the two noise distributions with a mean value of 0 and Vdd respectively. We
also note that in this idealization and hence in the figure, Vm = Vdd/2, which corresponds
to the special case when the transistors of the inverter are symmetric (having identical
threshold voltages and satisfying the condition (µn/µp) = (W/L)p / (W/L)n) [215].
Given the probabilities of error, e01 and e10, the probability of being correct, p, can be
expressed as
p = 1 − e01 + e10
2
(37)
Expressing e01 and e10 as integrals, evaluating them and substituting the results in (37)













































Figure 6: The approximation for a CMOS inverter coupled with power supply noise.















which is the expression for the p of a symmetric inverter. Due to its simplicity, we will use
this equation in various places in the sequel.
3.2.2 Analytical Modeling of the Probabilistic Inverter Coupled to Power Sup-
ply Noise
Following Pant et al. [157], power supply noise is characterized by a Gaussian distribution
with rms value of σp. In this case, we use the idealization illustrated in Figure 6.
Referring to Figure 6(a), when Vin = Vdd and if the power supply noise were not present,
the NMOS transistor will be ON and the PMOS transistor will be OFF. This corresponds to
a situation where the ideal electrical switch in Figure 6(b) will be at position 1. Considering
the case where Vin = 0 and if the power supply noise were not present, the PMOS transistor
will be ON, and the NMOS transistor will be OFF; therefore the ideal switch will be at
position 2. However, due to the power supply noise, the PMOS transistor might be turned
ON, even in the case where Vin = Vdd and might be OFF even though Vin = 0. Considering
the two cases of Vin (being either 0 or Vdd), we have determined the probability of 1 being
interpreted as 0 (e10) and the probability of 0 being interpreted as 1 (e01) and found that
the probability of being correct, p, in the case of a probabilistic inverter with power supply
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The key steps of the derivations of e01 and e10, and Vmp parameter of the above equation
are summarized below.
1. When Vin = 0
(a) The gate to source voltage of the PMOS transistor is
Vgsp = −Vdd − Vp∗ (41)
(b) From (41), the probability of |Vgsp| < |VTp| is











(c) If |Vgsp| < |VTp|, the probability of Vout being digital 0 is 12 .









Hence, the probability of 1 being interpreted as 0 (e10) is















2. When Vin = Vdd
(a) Vgsp is described by
Vgsp = Vdd − (Vdd + Vp∗) = −Vp∗ (44)























Hence, e01 is found to be
e01 = Pr (Vp











3. Using (37), (43) and (46), (40) is derived.
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3.2.3 The E-p Relationship of a PCMOS Inverter
In this section, we will first provide analytical models characterizing the (switching) energy
consumed per one switching step, denoted as E, of a PCMOS inverter. Following this, we
will depict the relationship between p and E which we refer to as the E-p relationship.
3.2.3.1 Modeling the Energy Consumed by a PCMOS Inverter per Switching Step
The main components of dynamic energy consumption of a digital circuit are switching
energy consumption (Esw) and short-circuit energy consumption (Esc). In Section 3.2.3.2,
we will consider the switching energy consumption to characterize the E-p relationship
of an inverter. Later, in Chapter 5, we present an improved energy model wherein the
short-circuit energy consumption is also included.
3.2.3.2 Deriving the E-p Relationship for a PCMOS Inverter





where the energy consumed is that used to charge or discharge a capacitive load C of the
RC circuit idealization of an inverter shown in Figures 4 and 6.
Recall from (38), (39) and (40) that p is a function of Vdd. We denote this function by hi,
where i is an integer associated with the type of coupling. Since, we have considered three
cases of coupling, i ∈ {1, 2, 3}, where input-coupled thermal noise, output-coupled thermal
noise and power supply noise are associated with indices i = 1, 2 and 3 respectively. Thus,






















Equivalently, Vdd = h1
−1 (p) where h−1i (x) denotes the inverse of the function hi (x) for a













































For example, if the transistors of the inverter are symmetric, and considering an inverter
rendered probabilistic by thermal noise coupled to the input or the output of this inverter,
then from (39) the analytical model characterizing the E-p relationship can be specialized
to yield
E = 4Cσ2 [inverf (2p − 1)]2 (51)
where inverf is the inverse of the error function [201].
To understand the relationships between E, p and σ, we will now elaborate on (51).
Using the bounds for erfc derived by Ermolova and Haggman [49], we have








have, for a given value of p,











Clearly, E is a function of the capacitance C, determined by the technology generation, rms
value of the noise σ and the probability of correctness p. For a fixed value of C = Ĉ and











. Similarly, for fixed values of












In computer science, the notion of asymptotic complexity is widely used to study the
efficiency of algorithms. Usually, efficiency is characterized by the growth of the running
time (or space), of the algorithm as a function of the size of its inputs [41, 66, 171]. The O
notation provides an asymptotic upper-bound. In this context, for a function f(x) where x
is from the set of natural numbers
f(x) = O (h(x)) (54)
given any function h(x), whenever there exist positive constants c and x0 such that ∀x ≥ x0,
0 ≤ f(x) ≤ ch(x).
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Similarly, the symbol Ω is used to characterize an asymptotic lower-bound on the rate
of growth of a function. For a function f(x) as before,
f(x) = Ω (h(x)) (55)
whenever there exist positive constants c and x0 such that ∀x ≥ x0, 0 ≤ ch(x) ≤ f(x). In
this context, the O and the Ω notation is defined for functions over the domain of natural
numbers. We now extend this notion to the domain of reals. For any y ∈ (α, β) where
α, β ∈ {ℜ+∪}
ĥ (y) = Ωγ (g (y)) (56)
whenever there exists a γ ∈ (α, β) such that ∀y ≥ γ, 0 ≤ g (y) ≤ ĥ (y). Intuitively, the
conventional asymptotic notations capture the behavior of a function h (x) “for very large”
x. Our modified notion Ωγ captures the behavior of a function ĥ (y), defined in the interval
(α, β). In this case, ĥ (y) = Ωγ (g (y)) if there exists some point γ in the interval (α, β)
beyond which 0 ≤ g (y) ≤ ĥ (y). This notion means “the function ĥ (y) eventually dominates
g (y) in the interval (α, β)”. We will now use this asymptotic approach to determine the
rate of growth of energy described in (53), as follows.
Let us now express the lower-bound we stated in (53) using the novel asymptotic (Ωγ)











and compare it against the exponential (in p) function, Ee
Ĉ,σ̂
(p) = Ĉσ̂2exp (p). We note














Furthermore, both functions are monotone increasing in p and they have equal values














whenever p > 0.87. Then from the definition of Ωγ , an asymptotic lower-bound for ÊĈ,σ̂ (p)
in the interval (0.5, 1) is




















σ2. Referring to (53) and considering ẼĈ,p̂ (σ) for a
fixed value of C = Ĉ and p = p̂, then using Ωγ notation, an asymptotic lower-bound for
ẼĈ,p̂ (σ) is







Then, from (58), we conclude that for any fixed technology generation (which determines
the capacitance C = Ĉ) and constant noise magnitude σ = σ̂, the switching energy ÊĈ,σ̂
consumed by a probabilistic switch grows with p. Furthermore, the order of growth of ÊĈ,σ̂







Similarly, from (59), we conclude that for any fixed probability p = p̂ and a fixed
technology generation (which determines the capacitance C = Ĉ), ẼĈ,p̂ grows quadratically







3.3 Validation of Analytical Models
To validate our analytical model of a probabilistic inverter (equation (50) from § 3.2.3.2) we
performed circuit simulations in hspice using models of inverters realized using AMI Semi-
conductor (AMIS) 0.5 µm and Taiwan Semiconductor Manufacturing Company (TSMC)
0.25 µm processes. The simulation parameters are summarized in Table 1. As seen in the
table, these parameters include the supply voltage (Vdd), the rms value of the thermal noise
(σ), as well as rms value of the power supply noise (σp). The load capacitance value (C)
corresponds to the capacitive load due to a fanout of four (which is the typical value of load
used especially for delay calculations [73, 77]), leading to values of 60 fF and 28 fF for 0.5
and 0.25 µm processes, respectively. We will now detail the simulation results based on the
0.25 µm process. The results for an inverter realized using the 0.5 µm process show similar
trends.
3.3.1 Modeling of Noise in Circuit Simulations
In general, a noise source in circuit simulations for transient analysis [40] is modeled as a
PWL (piecewise linear) voltage source. Thus, in our simulations, noise is injected into the
hspice “netlists” in the form of a PWL voltage source. The data points of the PWL source
46
Table 1: Simulation parameters for inverters in TSMC 0.25 µm and AMI 0.5 µm technolo-
gies.
Technology AMI 0.5 µm TSMC 0.25 µm
Inverter fan-out 4 4
Load capacitance 60 fF 28 fF
Nominal Vdd (V) 5 2.5
Transistor size
(W/L)pmos 15 µm/0.6 µm 2 µm /0.3 µm
(W/L)nmos 6 µm/0.6 µm 0.8 µm/0.3 µm
Vdd (V) 0.5-5 0.5-2.5
σ (V) 0.2-0.8 0.2-0.8
σp (V) 0.2-0.8 0.2-0.8





Figure 7: The noise pulse and its rise and fall times.
are derived from a Gaussian distribution of random numbers generated by Matlab. We
show a sketch of an example noise pulse in Figure 7. As shown there, tnr and tnf denote
the rise and fall times of the noise pulse, and they are identical. In addition, tsn denotes
the sampling period of the noise, and is equal to tnf (or tnr). In addition, in the current
section, Vout is sampled with the same sampling period as that of the noise.
3.3.2 Measurement of the Energy E and the Probability p During Circuit
Simulations
The energy per switching step E is determined by measuring the total current drawn from
the voltage supply node of the inverter during the time that the inverter switches, where
the switching is induced by a pulse source applied to its input. For completeness, the last
row of Table 1 shows the value of the rise and fall times of the input pulse. We note that we




















































































AMI 0.5 mTSMC 0.25 m
Figure 8: The E -p relationship for inverters coupled to thermal noise at their inputs or
outputs.
from 0 to Vdd or vice versa, hence only during the act of switching.
The value of p is measured to be the ratio of the number of the correct simulation points
measured at the output of the inverter to the ratio of the total number of simulation points.
We will now compare the analytical and simulation results for the E-p relationship of a
probabilistic inverter that is coupled with thermal noise at its input or its output. Following
this, we compare the analytical and simulation results for the E-p relationship of a PCMOS
inverter coupled with power supply noise.
3.3.3 The E-p Relationship for a PCMOS Inverter Coupled to Thermal Noise
In Figure 8, we depict the E-p relationship of PCMOS inverters realized using 0.25 µm
and 0.5 µm processes, both coupled to thermal noise at their outputs or inputs. The two
parameters that we vary are the noise rms value σ and the operating supply voltage Vdd.
In particular, for each value of σ, we compare values of the parameter p determined at
different values of Vdd using the analytical model (equation (38)) with those determined
using circuit simulations. In Figure 8, sim-output denotes the simulation results in the case
of output-coupled thermal noise and sim-input denotes the simulation results in the case of
input-coupled thermal noise. Recall that we estimate the energy consumed per switching
step of the inverter analytically using (47). As shown in Figure 8, the difference between the
results of analytical model and simulations is negligible. The maximum deviation between
the analytically estimated and the simulated results is 3.92%, a value that can not be











































Figure 9: The E-p relationship of a PCMOS inverter with power supply noise coupling.
to produce a single bit increases with p and the rate of growth of E with p dominates
an exponential function (analytically shown in Section 3.2.3.2). Furthermore, for a fixed
probability value of p, the energy consumed to produce a bit increases quadratically with
noise rms (also shown in Section 3.2.3.2) .
3.3.4 The E-p Relationship for a PCMOS Inverter Coupled to Power Supply
Noise
The E-p relationship of an inverter coupled to power supply noise is shown in Figure 9.
Again we vary the supply voltage of the inverter and the rms value of the power supply
noise coupled to the inverter. The trends relating E to p, and to the noise rms value are
similar to those observed in cases of the input- and output-coupled thermal noise discussed
before. As seen in Figure 9, the difference between the analytical results and the simulation
results is negligible and is a maximum of 3.8%.
In Figure 10, we compare the E-p relationship of an inverter coupled to thermal noise
with the one coupled to power supply noise. In the legend of this figure, thermal-rms
denotes the rms value of thermal noise, whereas ps-rms denotes the rms value of the power
supply noise. As seen from the figure, at a fixed value of E, output-coupled thermal noise
is more effective and induces a lower value of p when compared to the power supply noise
of the same rms value. (See points A and B in Figure 10 for example, both of which












































Figure 10: Comparison of the E-p relationships in the instances of power supply noise
coupling and output-coupled thermal noise.
supply noise. Similarly, points marked C and D correspond to an rms value of 0.4V.) Thus,
output-coupled thermal noise is more effective in realizing a specific value of p, since the
required value of noise rms in the case of the output-coupled thermal noise is lower than the
corresponding value for power supply noise. This is due to the fact that power supply noise
induces less errors when Vin = Vdd; namely when the switch (in Figure 6) is at position 1
for the most part, the noise source on the supply node will be isolated.
3.4 The Impacts of Output Sampling Frequency and Noise
Sampling Frequency on the Probabilistic Behavior of a
PCMOS Switch
In Section 3.2, we postulated the sampling period of the noise to be larger than the prop-
agation delay of the inverter. We also postulated that the output voltage of the inverter
(Vout) is sampled at the same rate as the noise. In the sequel, we refer to the sampling
period of the noise as tsn, and the sampling period of Vout as tso. Hence, the output sam-
pling frequency is 1/tso and the noise sampling frequency is 1/tsn. However, in a realistic
scenario, the noise sampling period and its associated frequency may not be equal to the
period of switching and its associated frequency—the reciprocal of the propagation delay
is the switching frequency of the inverter. Similarly, due to a variation in the period, the
output sampling frequency may not be equal to the noise sampling frequency. To com-
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Figure 11: The impact of tso on the E-p relationship
probabilistic behavior of a CMOS inverter, in Section 3.4.1 below, we will characterize the
effect of varying output sampling frequency and in Section 3.4.2, that of varying the noise
sampling frequency.
3.4.1 The Impact of Output Sampling Frequency on the E-p Relationship
To investigate the effects of varying the output sampling frequency, we consider oversam-
pling (wherein the output voltage (Vout) of the inverter is sampled more frequently than the
output-coupled thermal noise) and undersampling (wherein Vout is sampled less frequently
than the output-coupled thermal noise). Since similar trends are observed in case of the
other types of noise couplings, we limit ourselves to a discussion for the case of output-
coupled noise. In this section, we consider a CMOS inverter with the parameters shown in
Table 1 for our hspice simulations.
In Figure 11, we show the impact of oversampling and undersampling on the E-p rela-
tionship in the case of output-coupled noise. Note that the case when the output sampling
frequency, 1/tso, has a value of 10 MHz—and is then equal to the sampling frequency of
noise—is referred to as the baseline. The output sampling frequency (1/tso) values of 5
and 2.5 MHz correspond to the case when output is undersampled. Similarly, the out-
put sampling frequency values of 20 and 50 MHz correspond to the case when output is
oversampled.
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From the analytical model in (38) (see Section 3.2.1), p is related to the rms value (σ)
of the noise. In case of oversampling, the effective value of noise rms is decreased, and thus,
p is increased (at a fixed value of E). This trend can be seen from Figure 11. To show the
validity of our simulation results, below, we derive p in case when the sampling frequency
is 2/tsn and we sketch how to find p for sampling frequency values other than 2/tsn.
Table 2: The variation in the average value of p across different noise rms values and output
sampling frequencies
Noise rms = 0.4 V Noise rms = 0.8 V
Output sampling frequency (1/tso) Output sampling frequency (1/tso)
20 MHz 40 MHz 100 MHz 20 MHz 40 MHz 100 MHz
pavg 0.929 0.935 0.936 0.807 0.818 0.817
As seen in Figure 11, increasing sampling frequency beyond 20 MHz (2/tsn) has a
negligible impact on the E-p relationship especially at lower values of noise rms. This is
also observed from Table 2, which shows the average value of p (pavg) at rms values of 0.4
V and 0.8 V at different values of output sampling frequency. For example, as seen from
Table 2 when rms value of the noise is 0.4 V, the difference between p values for the cases
of 1/tso=20 MHz and 1/tso=40 MHz is only 0.646%, and for the cases of 1/tso = 20 MHz
and tso = 100 MHz it is 0.753% on the average.
In the case of undersampling, however, the effective rms value of noise remains the
same (provided that the number of output samples is large enough to preserve the original
Gaussian distribution), and hence p is not affected. Therefore, we expect undersampling
not to have an impact on the E-p relationship, which is validated through the simulation
results shown in Figure 11.
3.4.1.1 Oversampling at a Frequency of 2/tsn
To reiterate, the noise voltage source used in hspice simulations is a piecewise linear voltage
source, which is often used to realize transient simulations with noise [40]. Hence, when
an inverter is coupled to noise at its output, its output voltage is also a piecewise linear
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Figure 12: The output voltage waveform and the output samples with/without oversam-
pling
the cases when the output voltage is sampled at the rate 1/tsn (baseline) and at the rate
2/tsn (oversampling).
In Figure 12, the samples denoted as yi represent the output samples obtained at the
rate 1/tsn, while the samples denoted by zi represent the additional output samples obtained
at the rate 2/tsn. We note that at the sampling rate of 2/tsn, the set of output samples
is z1, z2, · · · , zN , y1, y2, · · · , yN as shown in the figure. We denote the set of yis by Y and
the set of zis by Z. Hence, Y = {y1, y2, y3, · · · , yn−1, yn} and Z = {z1, z2, z3, · · · , zn−1, zn}.
C(Y ) denotes the cardinality of Y and C(Z) denotes the cardinality of Z.
To reiterate, p (obtained through simulations) is equal to the ratio of the number of
the correct simulation points to the ratio of the total number of simulation points. Hence,
the probability of being correct for the case when the output is sampled at the rate 1/tsn,
denoted by psn, can be described as follows
psn =
# of correct simulation points (at sampling rate 1/tsn)





where Yc denotes the set of the correct simulation points in Y . Similarly, Zc denotes the
number of correct simulation points in Z.
Then, for the case when output is oversampled, the probability of being correct, denoted
by pOS , is described as follows
pOS =
# of correct simulation points (at sampling rate 2/tsn)
total # of simulation points (at sampling rate 2/tsn)
=
C (Yc) + C (Zc)
C (Y ) + C (Z)
(61)
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Since oversampling is realized at the rate of 2/tsn, C(Y ) = C(Z) = N , where N denotes
the total number of simulation points in the case when output is sampled at the rate of tsn.
Therefore,
pOS =













Now, let us consider the two sets, Y and Z, each of which has a cardinality of N . The
probability of being correct for set Y, denoted by pY , is given by the ratio
C(Yc)
N . Similarly,
the probability of being correct for set Z, denoted by pZ is given by the ratio
C(Zc)
N . Hence,





Below, using the analytical model of p, which was described in Section 3.2.1, we show that
pY and pZ can be expressed as a function of the rms value of the noise and the supply
voltage, and we derive a relationship between pOS and psn.
Referring to Figure 12, when the output is sampled at the rate of 2/tsn, an element





Below, we first show that the elements of Y and Z come from a Gaussian distribution.
Second, we compute the rms value of the Gaussian distribution that the elements of Z are
derived from.
Lemma 1 In the case when output is sampled at the rate of 1/tsn, each element in Y comes
from a Gaussian distribution with rms value of σ, wherein σ is also the rms value of the
Gaussian distribution of the thermal noise coupled to the output of the inverter.
Proof: Since the inverter is coupled to noise at its output, at a point in time, t,
Vout(t) = Vo(t) + Vn
∗(t). Here, Vo(t) denotes the potential difference between the drain
nodes of the inverter transistors and the ground at a point in time, t. Since the output
voltage is sampled at the same rate as the noise is sampled (1/tsn), if the output is sampled
at time t′, Vout(t′) corresponds to the sum of Vn∗(t′) and Vo(t′), and this is valid for every
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such t′ (every such sample). Furthermore, the input voltage of the inverter is kept constant,
hence Vo(t) is also constant. The proof follows from the fact that for a random variable x
characterized by a Gaussian distribution with variance σ2, x+C (C is constant) also has a
Gaussian distribution with variance σ2 [158].
In the following lemma and proof, we consider only the case when C is zero. If C is not
zero, we can define another set Z∗, such that each element of Z∗ is identical to zi−C (i is
an integer in [1, N ]). The following lemma and proof is also valid for Z∗.
Lemma 2 When the output voltage of the inverter is sampled at the rate of 2/tsn, each
element in Y comes from a Gaussian distribution with rms value of σ and each element in




Proof: Each element in Y comes from a Gaussian distribution with rms value of σ
follows from Lemma 1.
From (64), each element in Z is a linear combination of the elements in Y . Therefore,
each element in Z also comes from a Gaussian distribution [158]. Using (64) and the
definition of the variance (see Section 2.5), the variance of the Gaussian distribution for the























2y1y2 + 2y2y3 + . . . + 2yn−1yn
4
(65)
In (65), the third ratio in the square root is equal to 0, since the elements in Y are uncor-
related. From here, Lemma 2 follows.


















































































Figure 13: The E-p relationship in the case of the output being sampled at 2/tsn
Figure 13 shows a comparison of the analytically calculated E-p relationship (using (66))
and the E-p relationship obtained through the simulations when the output is sampled at
the rate 2/tsn. In this figure, we also show the analytical E-p relationship obtained using
(38). As seen in the figure, the results obtained using the analytical model of (66) shows
a strong match with the simulation results unlike the results of the analytical model using
(38) (which we refer to as analytical-old in the figure).
3.4.1.2 A Sketch of Analytical Model of p when the Output Voltage is Oversampled
In the case of when output is sampled at the rate 2/tsn, we identified the sets Y and Z.
Similarly, for the other sampling rates, 1/tso > 1/tsn, we can identify such sets, and find
the probability of being correct for each set. We can also express pOS in terms of the values
of probability of being correct for these sets and show that pOS is always larger than the
probability of being correct for the baseline case.
As we previously showed in Figure 11, oversampling beyond 2/tsn, that is, 1/tso > 2/tsn,
has a negligible impact on p, especially at lower values of the rms value of the noise.
Referring to Figure 11, at an rms value of 0.8V and at a fixed value of E, p increases when
sampling frequency increases from 20 MHz to 50 MHz for p >0.8. However, we do not
observe a steady increase in p as the frequency of sampling increases. This is because of the
averaging of the probability values as described by (63). Furthermore, it can be shown that
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pOS will always be lower than pZ (probability of being correct in the instance of sampling
at the rate 2/tsn).
3.4.2 The Impact of the Equivalent Noise Bandwidth on the E-p Relationship
In this section, we investigate the impact of the noise sampling frequency on the E-p re-
lationship for an inverter with input-coupled thermal noise. We only focus on the case of
input coupling rather than the cases of output coupling or power supply noise coupling due
to the following reasons. First, we have observed that the noise sampling frequency has
negligible effect on the probabilistic behavior for the output-coupled noise. Second, our
study of the effect of the noise sampling frequency for the case of power supply noise has
yielded results similar to those described below for the case of input-coupled thermal noise.
In this section, we will use we use 39 to compute p due to its simplicity.
Given that noise is sampled at the rate 1/tsn, the maximum frequency component of
the noise should be smaller than 1/2tsn (from Nyquist’s criterion). In what follows, we will
refer to 1/2tsn as the equivalent noise bandwidth, denoted as ENBW. In the results shown
below, the noise and the output are sampled at the same frequency (S = 1/tsn = 1/tso).
In practical systems, there is always a bandwidth limitation on the noise [216]. In such
a bandlimited system, the rms value of the noise is proportional to the bandwidth of the
system [134]. Based on this proportionality and using the alpha-power law MOSFET delay
model [183], we model the effect of the filtering on the rms value of the noise and computed














where σi is the rms value of the noise and Tn is the reciprocal of the maximum frequency
component of the noise. K1, K2 and K3 are empirical parameters fitted using HSPICE
simulations. Vth and α are the threshold voltage and velocity saturation index parameters
of the alpha-power law MOSFET model. Hence, when the bandlimiting effect is considered,
from (39) the probability of correctness of a PCMOS inverter is

































































































Figure 14: The effect of the filtering of the noise on the E-p relationship of a PCMOS
inverter with input-coupled noise.
In Figure 14, we depict our analytical results showing the energy per switching step (E)
versus p of a PCMOS inverter realized in a 0.25 µm process and coupled to noise at its input
as well as the simulation results validating our analytical models. The maximum frequency
component of noise is 1 GHz and 100 MHz in Figure 14(a) and (b), respectively. Different p
and E values are found by varying the supply voltage (Vdd) of the circuit from 0.7 V to 2.5 V.
The rms value of the noise is varied from 0.4 V to 0.8 V. We performed circuit simulations
using HSPICE [78]. In the figure, model-original represents the analytical results found
using (39), whereas model-new represents the analytical results found using (69). As seen
from the figure, compared to the results corresponding to the original analytical model, the
results of the model in (69) are much closer to the simulation results.
3.5 Application Impact
So far, we have presented characterization of the PCMOS switch behavior. In this sec-
tion, we show the utility of such PCMOS switches and quantify the energy savings possible
through using PCMOS technology in implementing one probabilistic application. We note
that probabilistic methods [135] have a wide range of applications in different areas, such
as pattern recognition, encryption, classification, and optimization. We wish to emphasize
that the description in this section is merely meant to highlight the value and utility of PC-










Figure 15: A probabilistic system-on-a-chip architecture.
oriented benefits of PCMOS technology will be presented in Chapter 8. A comprehensive
study of this subject can be found in a publication due to Chakrapani et al. [29].
As we will sketch below, PCMOS devices can be used to build probabilistic system-on-
a-chip (psoc) architectures. The application- and architecture-level savings are quantified
using the product of the energy consumed (measured in Joules) and the performance (mea-
sured in seconds), denoted energy×performance. We present an outline of the low-energy
computing psoc architectures based on PCMOS, and the accompanying benefits in the
context of the probabilistic cellular automata (PCA) application [53].
3.5.1 Probabilistic system-on-a-chip (psoc) architectures
To realize energy efficient embedded computing platforms, we have developed a methodology
for using PCMOS. As shown in Figure 15 (and discussed in detail by Chakrapani et al.
[29]), a psoc architecture is comprised of a host processor and a co-processor where the
host processor is used to compute most of the control-intensive deterministic components
of an application, whereas the co-processor realized using PCMOS can be viewed as an
energy-performance accelerator that executes the probabilistic content of the application.
We compared the gain of a psoc based implementation over a functionally equivalent
soc realized using conventional CMOS technology—both the PCMOS and CMOS designs
are realized using a 0.25 µm TSMC process. The gain of the psoc over soc is defined as
the ratio of the energy-performance product (epp) of the soc implementation to the epp
of psoc implementation: Gain = eppsoc/epppsoc. The gain of the psoc design over the
soc design is a factor of 774 in the context of a core primitive probabilistic operation of the
PCA application (see Table 3), whereas it is a factor of 561 (not shown in the table) in the
context of the overall execution of the string classification application solved using a PCA
(see ref. [29] for details).
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Table 3: epp Gain of PCMOS over CMOS and over conventional software based imple-
mentation running on StrongARM sa-1100 processor to execute the primitive probabilistic
operation of pca.
Gain Gain
Algorithm Application Primitive operation over CMOS over software
String Evaluating the
PCA Classification probabilistic transition 7.74 × 102 4.17 × 104
function
3.6 Conclusions
In this chapter, we have presented the results of a study of the energy-probability or E-p
relationship of a PCMOS inverter. We have considered different couplings of noise, which
include the input-, and output-coupled thermal noise, and power supply noise coupling.
The main contribution involved the development of analytical models whose quality was
validated by simulation results for all three instances of noise coupling.
Throughout, we have considered “controllable” noise sources, wherein the spectral dis-
tribution and the sampling frequency of the noise are known a priori. We have shown that
sampling frequency of the noise is also critical in determining the probability parameter p
associated with an inverter and developed an empirical model that captures the effect of the
noise sampling frequency and the propagation delay of the inverter on p. Furthermore, the
frequency at which the output of a probabilistic inverter is sampled has also been shown to
affect the probability parameter p.
Our work provides analytical models and insights to the circuit designers who might
wish to exploit noise in realizing probabilistic designs yielding psoc architectures—such
architectures will be more detailed in Chapter 8. Thus, using our analytical models, one




VALIDATION OF PCMOS CHARACTERISTICS USING
PHYSICAL MEASUREMENTS
To validate the energy gains resulting from using PCMOS switches we implemented PCMOS
inverters in silicon. The results found from the physical measurements on these inverters
are further used to quantify the energy and performance savings from using these switches
in implementation of probabilistic algorithms such as Bayesian network based inference
algorithm [113] and hyper-encryption [45] as we will describe later in Chapter 8.
As described in Chapter 3, the probabilistic nature of the PCMOS inverter is resulting
from the noise affecting it. In Chapter 3, we considered that noise is available, and we did
not account for any energy cost to produce noise. However, the availability of the noise may
not be guaranteed. Even if the noise is available, it might have a small rms value (e.g., rms
value of the thermal noise of a 10 MΩ resistor is only 4 mV ) or the estimation of the rms
value of the noise might be a difficult task to do (e.g., to estimate the power supply noise
of a chip, the details about the chip should be known [157]). Thus, it is also necessary to
develop other methods of generating noise or randomness. One such method is to amplify
the thermal noise of a resistor [164].
We have fabricated two IC’s, one in AMI 0.5 µm, another in TSMC 0.25 µm process
to do hardware measurement based characterization of our probabilistic primitives and to
evaluate the energy cost of the generation and amplification of the noise. The basic building
blocks of these two IC’s are inverters, inverter chains, subthreshold amplifiers, and random
number generators built using the subthreshold amplifiers.
As we outlined in Section 3.5, PCMOS devices are used to build psoc architectures
. In realizing these architectures, the PCMOS inverters are used to generate random bits
(0 or 1) with probability p. While the energy and performance gains for probabilistic
applications have been our primary concern to demonstrate the utility of PCMOS, the
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quality of the implementation of a probabilistic algorithm—hence, the quality of the random
bits produced by PCMOS inverters, is a characteristic of interest as well. In this chapter,
we employ statistical tests from the NIST suite [174] to assess to quality of randomness
in a preliminary way. The random sequences in the case of PCMOS have been produced
from physical measurements of a probabilistic inverter fabricated using the 0.25 µm process,
whereas the pseudo-random bits derived using Park-Miller [160] algorithm were evaluated
using the output of a custom design simulated using hspice.
The chapter is organized as follows: Section 4.1 presents an overview of the prototype
chips and a detailed description of the design of the thermal noise based random number
generator. Following this, in Section 4.2, an elaborate description of the framework for
the measurement of the energy consumption and p of PCMOS switches is included. The
measurement frameworks for the subthreshold amplifier, as well as the noise based random
number generator are also explained in this section. The experimental results are discussed
in Section 4.3. Finally, Section 4.4 concludes this chapter.
4.1 Overview of the Prototype Chips
Figure 16 shows the die photo of the 0.5 µm prototype chip. This chip is fabricated in
AMIS CFN process. This design is synthesized into the IIT Standard Cell Library [80].
The relevant components of the chip are the inverter, inverter chain, subthreshold amplifier
and the component which we refer to as the “subthreshold amplifier + inverter” in the figure.
Inverter chain, subthreshold amplifier, and subthreshold amplifier + inverter are designed
using Cadence Virtuoso, a custom layout tool. Gate level netlists are simulated in hspice
and the functionality of every component is verified using these simulations. Among the
relevant components of the chip, the subthreshold amplifier+inverter serves as the thermal
noise based random number generator. Next, we will describe the design of this random
number generator.
4.1.1 Thermal Noise Based Random Number Generator
Random number generators (rngs) are useful for a variety of purposes such as generating



















Figure 16: Die photo of the AMI 0.5 µm chip.
simulating and modeling complex phenomena and for selecting random samples from larger
data sets. In this dissertation, rngs are critical for the realization of probabilistic algo-
rithms.
The choice of the rng for a specific application depends on the requirements specific
to the given application. If the ability to regenerate the random sequence is of crucial
significance, or the randomness requirements are not very stringent, or the hardware gener-
ation costs are unjustified, then pseudo-random number generators (prngs) should be used.
prngs are algorithms implemented on finite-state machines and are capable of generating
sequences of numbers which appear random-like from many aspects. Though they are nec-
essarily periodic, their periods are very long, they pass many statistical tests and can be
easily implemented with simple and fast software routines. However, when ultimate security
is required one must turn to the only cipher which is theoretically unbreakable [187]. This
cipher requires a truly random sequence, and prngs are inappropriate for such a purpose.
Thus, in all these cases where prngs are not suitable and unpredictability is a more impor-
tant requirement than repeatability, one must turn to generators of truly random numbers.
In this dissertation, in the context of rngs, our primary purpose is to realize a high-quality
rng, which can produce the random numbers required by the probabilistic algorithms as
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energy efficiently as possible. Due to the high quality requirement, we resort to true random
number generators.
It is widely accepted that the core of any rng must be an intrinsically random phys-
ical process. Hence, the proposals and implementations of rngs range from tossing a
coin, throwing a dice [119], drawing from a urn, drawing from a deck of cards and spin-
ning a roulette to measuring radioactive decay from a radioactive source [222, 89], using
chaotic maps [199, 200, 86], sampling a stable high-frequency oscillator with an unstable
low-frequency clock [50, 203], and measuring thermal noise from a resistor and shot noise
from a Zener diode or a vacuum tube [222, 141, 75, 164]. Among these true random gener-
ators, due to its implementability in CMOS and its simplicity, in this dissertation research,
we preferred to implement a thermal noise based random number generator.
4.1.1.1 Design of the Thermal Noise Based rng
In this section, we will describe the design of the thermal noise based rng in a 0.25µm tech-
nology. This thermal based random number generator, also shown in Figure 17 is composed
of a resistor, whose thermal noise is amplified, a two-stage common source amplifier, and a
CMOS inverter digitizing the output of the amplifier. We refer to this structure as random
event source integrated noise amplifier (RESINA). To minimize the energy consumption of
this structure, the amplifier is designed such that the DC operating points of the transistors
are in the subthreshold region of operation. In our design, the resistor (denoted as R in
Figure 17) is connected externally. In our experiments, which will be described later in
Section 4.2, initially, we used a resistance value of 2 GΩ. Due to the requirements enforced
by the probabilistic applications that can utilize the random bits generated by our rng,
we target a bandwidth of 1MHz. Hence, from Vt =
√
4kTRBW , the rms value (Vt) of the
noise that will be generated by this resistor at room temperature (300K) will be 5.8 mV.
Here, k is the Boltzmann’s constant (1.3807× 10−23), T denotes the temperature measured
in Kelvin, R denotes the resistance, and BW represents the bandwidth. Given this rms
value of the noise, our target gain is around 100 so that we would be able amplify the rms
value of the noise up to a level that can affect the output of the inverter significantly. Here,
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Figure 17: Thermal noise based random number generator.
we define the “gain” of the amplifier as the ratio of its output voltage magnitude to input
voltage magnitude.
In the amplifier shown in Figure 17, NMOS transistors M7 and M8 help control the DC
operating points of the common source stages by providing a feedback mechanism. The
signal switchbias is used to control the DC bias voltages of M7 and M8 and vary the degree
of the control of these transistors on DC operating points of the common source stages. For
example, if switchbias is zero, then M7 and M8 are OFF and they have no effect on the
common source stages.
The NMOS transistor M9 accompanied by dcoffset and hpbias is used to control the DC
offset value at the output.
C1, C2, and C3 denote the decoupling capacitances. Furthermore, C3 forms a capacitive
divider with the input capacitance of the inverter. The transistors M1 and M2 constitute
the current source of the amplifier. The signal denoted as ibias controls the current flowing
on M2, hence on M1. This current is then mirrored to the common source stages. The
magnitude of current on the common source stages would depend on the W/L ratio of the
transistors M3 and M5 to that of M1.
Since ibias determines the amount of current on the current source stage as well as
the common source stages, it also affects the gain, bandwidth, and power consumption of
the amplifier. For example, increasing ibias will increase the current leading to a higher
bandwidth, but smaller gain.
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The transistors M4, M6, M3, and M3 form the common source stages. The gain and
bandwidth of these stages are determined by the current, as well as the W/L ratio of these
transistors.
The gain of this amplifier can be estimated by




where gm4 and gm6 denote the transconductance of the transistors M4 and M6, respectively.
The output resistances of the transistors M3, M4, M5, and M6 are denoted by ro3, ro4, ro5,
and ro6. The fraction
C3
C3+CL
is due to the capacitive divider formed by C3 and CL. Here
CL is the capacitive load for the amplifier and includes the drain capacitance of M9 and the










where ID is the channel current of the transistor, VGS is the gate to source voltage and
VDS is the drain to source voltage. We note these are DC currents and voltages. Hence,
gm represents the sensitivity of the transistor current to a change in its input voltage. The





where Φt is the thermal voltage (kT/q). n is expressed as






where φf is the intrinsic Fermi voltage [212], γ is the body effect coefficient [212], and VSB
is the source to substrate voltage.










and reflects the effect of channel-length modulation on the transistor behavior. In the






where λW is the channel length modulation factor.









The power consumption of the amplifier can be estimated using
Power = Vdd · (IM1 + IM3 + IM5) (77)
where IM1 , IM3 , and IM5 denote the DC currents drawn by the transistors M1, M3, and
M5, respectively.
To ensure that the transistors in our amplifier are in subthreshold region, we chose the
values of the bias voltages close to the threshold voltage ( 0.5 V) of this process. As a result,
we started the amplifier design with the initial parameter set shown in Table 4.
Table 4: Initial parameter set for the amplifier.
(W/L)1 = (W/L)3 4.92 µm / 0.25 µm
(W/L)2 = (W/L)4 4.92 µm / 0.25 µm








Starting with this initial parameter set, we investigated the effect of ibias and capaci-
tances C1, C2, and C3 on the gain, bandwidth, and the power consumption of the amplifier
using circuit simulations. Circuit simulations are realized in Cadence Virtuoso r©Analog
Design Environment using the Spectre simulator and TSMC 0.25 µm transistor models
available from MOSIS [133]. A load capacitance of 7 fF is used in these simulations. Ta-
ble 5 below shows the variation of the gain, bandwidth, and power of the amplifier as ibias
is varied. For these simulations, the amplifier uses the initial parameter set.
It is seen from Table 5 that increasing ibias increases the current flow in the circuit which
leads to a higher power consumption. Therefore, even though increasing ibias gives a higher
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Table 5: The effect of ibias on the gain, bandwidth and power of the amplifier.
ibias (mV) Gain Bandwidth (MHz) Current (nA) Power (nW)
390 99.11 1.51 724.69 471.05
385 118.62 1.32 655.66 426.18
380 127.71 1.17 575.57 374.12
375 135.38 1.06 518.69 337.15
370 139.86 0.97 466.28 303.08
bandwidth, we should consider the trade-off between the bandwidth, power consumption
and gain, that is, higher bandwidth leads to higher power consumption and lower gain.
Hence, a moderate value of ibias such as 380 mV is preferable.
Among the decoupling capacitances C1, C2 and C3, we observed that C3 has the most
significant effect on the gain of the circuit. For example, for the amplifier with the param-
eters given in Table 5 and ibias of 380 mV, when C3 is increased from 156.5 fF to 500 fF,
the gain of the circuit increases from 127.61 to 141.8. This is due to the capacitor divider
formed by C3 and CL. Hence, CL also affects the gain of the circuit. For example, for the
amplifier with the parameters given in Table 4 and ibias of 380 mV, when CL is increased
from 7 fF to 60 fF, gain decreases from 127.61 to 104.79. Thus, it is preferable to choose
a higher value of C3, such as 500 fF, and a lower value of CL. Since in the thermal noise
based rng, which is the topic of this section, amplifier output is connected to an inverter,
we could minimize CL by choosing the minimum size inverter.
We have not observed any significant effect of transistor sizes on the gain and bandwidth
of the amplifier.
4.1.1.2 Post-fabrication Results for the Subthreshold Amplifier
Following the schematic level simulations, the amplifier design was extracted using the
TSMC 0.25 µm SCN5M DEEP design rules available from MOSIS. Figures 18 and 19
show the transient and AC simulation results for the extracted circuit. Here, ibias is 380
mV, C3 is 500 fF, and CL is the capacitive loading due to a minimum size inverter from the
VTVT standard cell library [226]. The other parameters are as shown in Table 4. As seen
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Figure 18: Transient response of the amplifier: Input and output voltage waveforms.
operating point of the amplifier takes a few seconds to stabilize. DC offset at the output of
the amplifier is nearly ∼ 500 mV since the magnitude of the dcoffset signal is 500 mV. From
Figure 19, it is seen that the flat-band gain of the amplifier is 44.28 dB, corresponding to a
ratio of 163.78. The frequency values at which the gain decreases from its flat-band value
by 3 dB are 1.819 MHz and 102.45 Hz. Hence, the bandwidth of the amplifier is ∼ 1.8 MHz.
Hence, this amplifier design is well within our requirements of gain of 100, and bandwidth
of 1MHz. Furthermore, the power consumption of this amplifier is measured as 371.78 nW.
4.1.1.3 Post-fabrication Results for Thermal Noise Based rng
In this section, we describe the post-fabrication results for our thermal noise based rng.
This rng includes the extracted amplifier that we described in the former section. Since
it is not possible to do a transient simulation of the thermal noise of a resistor, noise is
generated as described before in Section 3.3. The CMOS inverter component of the rng is
a minimum sized inverter from the VTVT standard cell library [226].
Figure 20 depicts the voltage waveforms at the output of the amplifier and RESINA.
Here, the rms value of the input noise is 0.5 mV. The resulting noise at the output of the
amplifier has a mean value of 0.55 V and rms value of 64.59 mV. The mean value of the
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Figure 19: Amplifier gain versus frequency.
output is different from 0 since the amplifier has a DC offset at the output. If we decrease
the value of dcoffset to 0, then DC offset at the output of the amplifier will be 0. Supply
voltage of the inverter is 1 V, therefore we observe from Figure 20 that the pulses at the
output of RESINA are between 0 and 1V. We note that there is a DC offset of approximately
490 mV at the input of the inverter of RESINA. This DC offset value is greater than Vm of
this inverter, which is measured to be 0.478 V through simulations. As a result, we expect
the output of RESINA to be a binary 0. Therefore, in Figure 20 an error occurs whenever
there is a transition to binary 1. To reiterate, the inverter of RESINA is coupled to a
Gaussian distributed noise at its input wherein noise has a mean value of µ = 0.55 V and
rms value of σ = 64.59 mV. For such an inverter, the probability of output being correct











From (78), we find the probability of correctness to be 0.867, which is very close to
simulated result, 0.877.
Since the validity of (78) is based on the validity of the Gaussian distribution approx-
imation for the noise at the input of the inverter of RESINA, we also investigated the
distribution of the amplified noise. In Figure 21, we show the probability density function
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Figure 20: Voltage waveforms at the output of the amplifier and RESINA in case when
rms value of input noise is 0.5 mV.
As seen from the figure, the distribution of the noise approximates a Gaussian distribution
with mean value of 0.55 V and rms value of 64.59 mV. When Vamp is in the range 0.47
V to 0.49 V, the amplitude distribution differs from the ideal Gaussian distribution the
most since DC offset value is in this range. We also note that when the output voltage of
the amplifier is greater than the supply voltage value of the amplifier (which is 650 mV)
the output voltage of the amplifier becomes distorted, that is the the output voltage is no
more an exact amplified version of the input voltage, and the power of the output volt-
age is smaller than gain× |Vin|2. As a result, the probability density of the output voltage
value decreases faster than the probability density of an ideal Gaussian voltage when output
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Figure 21: The distribution of the noise at the output of the amplifier.
4.2 Measurement Framework
There are four different types of measurements that were performed on our chips. These
are
• Functionality testing of each component
• Current measurement of each component
• Measurement of the quality of the random bits generated by the thermal noise based
rng
• The E-p relationship characterization of the inverter
4.2.1 Functionality Testing of the Subthreshold Amplifier
Functionality testing of the subthreshold amplifier is done using an oscilloscope (HP 54645D)
and a function/arbitrary waveform generator (HP 33120A). A sinusoidal input is applied
at the input of the amplifier. The expected gain of the amplifier is ∼ 117 and its expected
bandwidth is ∼ 900 kHz. We note that these values are different from the values we listed
in Section 4.1.1.3. This is due to the difference in the load capacitance values between the
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case of the simulations performed in Section 4.1.1.3, and the case of a standalone amplifier.
The output of the standalone amplifier is driven by an output buffer, which has an input
capacitance value of 150 fF. In contrast, in the case of the simulations we performed in
Section 4.1.1.3, we considered the case when the capacitive load of the amplifier is due to a
minimum size inverter.
Varying the dcoffset signal changes the DC offset at the output of the amplifier. Chang-
ing the bias signal changes the current drawn by the amplifier, hence it changes the band-
width of the amplifier. Based on the layout based hspice simulations that we summarized
in the former section, a dcoffset value of 500 mV, a switchbias value of 400 mV, an hpbias
value of 500 mV, a bias value of 380 mV and a supply voltage value of 450 mV are used.
Among the instruments that are used for this experiment, HP 54645D is a 100 MHz
scope with 200 MSample/s. It has two analog channels and 1 MB of memory per scope
channel. Its maximum vertical sensitivity is 5 V/div and minimum sensitivity is 1 mV/div.
It has ±1.5% DC gain accuracy. On the other hand, HP 33120A can generate 15 MHz sine
and square wave outputs. It can also generate 100 kHz square and ramp outputs, as well
as white noise with 10 MHz bandwidth. The frequency resolution of this instrument is 10
µHz and its accuracy is 20 ppm in one year. The output amplitude can be in the range 50
mV (peak-to-peak) to 10 V(peak-to-peak). The accuracy of its amplitude is ±1% of the
specified output at 1 kHz.
We also designed a printed circuit board (PCB) to test the functionality of the amplifier
and the thermal noise based rng. We used a four-layer PCB board which has top and
bottom copper layers with all holes plated through, and ground and power planes that are
sandwiched inside. This provides good grounding and reduces the effect of power supply
noise and ground bounce noise. Figure 22 shows the schematic of the PCB. As shown in
the figure, the board includes adjustable regulators which help produce the bias and supply
voltages required by the amplifiers, OPAMPs which are used to buffer supply and bias
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Figure 22: Schematic of the PCB designed to test the amplifier and RESINA.
Figure 23: Measurement setup for functionality testing of RESINA.
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4.2.2 Functionality Testing of the Thermal Noise Based rng
In this experiment, functionality of RESINA is tested. Here, the resistor is connected ex-
ternally. Initially, a big resistor (2 GΩ) was used, however due to bandwidth considerations
that will be clarified later in Section 4.3, a 1 MΩ resistor was used in later experiments.
In order to reduce the external interference, the resistor is shielded with an aluminum
box. Output voltage of RESINA is captured by the oscilloscope and downloaded to a host
computer so that these random bits can later be tested in terms of their quality. The inter-
face used between the oscilloscope and the host computer is General Purpose Interface Bus
(GPIB), which is also referred to as IEEE-488. The interface software is Labview. Figure 23
shows a photo of the measurement setup.
4.2.3 Measurement of the Average Current Consumed by Each Component
Keithley 2400 sourcemeter is used to measure the current consumed by each component.
This sourcemeter has a maximum resolution of 10 pA with an accuracy of 0.029% + 300
pA while measuring current values smaller than 1 µA. This instrument can take current
measurements in the range from 10 pA to 1.055 A.
Since our aim is to measure the switching current drawn by each component, when one
component is under test other components are disabled, that is, they do not switch. Below,
we describe how each component is disabled.
• Inverter and inverter chain are disabled by keeping their input voltages constant.
• The subthreshold amplifiers are disabled by keeping their bias signals at 0.
Figure 24 shows a photo of the PCB board and Keithley 2400 sourcemeter while the
sourcemeter is being used to measure the current drawn by a PCMOS inverter. As it is
seen from the figure, there are many cables that has to be connected to the external power
supplies, since the amplifiers require many bias voltages.
4.2.4 Measurement of the Quality of the Random Bits
The measurement of the quality of the random bits necessitates the collection of a large
number of output bits—for some tests 20, 000, 000 data points are required. We use HP
75
Figure 24: Keithley sourcemeter while being used to measure the current drawn by a
PCMOS inverter.
54645D to collect the output data of the thermal noise based rng. Then, the randomness
quality tests [174] are run on the collected data. Since some of these tests require bit
numbers as high as 20, 000, 000, and since the oscilloscope memory is limited to 1 MB, we
need to take many consecutive measurements.
4.2.5 Characterization of the Relationship Between Energy and Probability of
PCMOS Switches Using Physical Measurements
To characterize the energy and probability relationship of the inverter, we need to measure
the current drawn by the inverter and its probability of correctness.In Chapter 3, we iden-
tified three different ways that the noise is coupled to the inverter: output coupling, input
coupling, and power supply line coupling. In hardware measurements, noise is coupled at
the input of the probabilistic inverter, since it would be very complicated to couple the noise
to the output and there would be interference of the power supply noise if the noise was
coupled to the power supply line. Hence, to find the probability of correctness of a PCMOS
inverter, Gaussian noise is applied at the input of the inverter and the resulting output is
captured on the HP 54645D. Agilent 33120A is used to generate the Gaussian noise.
4.3 Measurement Results
In this section, we will summarize our physical measurement results starting from the results
regarding the thermal noise based rng and the subthreshold amplifier. Following this, we











Figure 25: The capacitor resulting from the bus capacitance is shunting the resistor.
switches. Finally, we will present the results of randomness quality tests for the random
bits measured from our thermal noise based rng and we will compare the quality of our
random bits to the quality of random bits produced by a prng implemented in CMOS.
4.3.1 Measurement Results for the Thermal Noise Based rng
During the measurements on the thermal noise based rng, we found that the maximum
frequency component of the noise is much smaller than 1 MHz. This was resulting from the
fact that our resistor was shunted by the capacitor. As shown in Figure 25, our experimental
setup includes a 2 GΩ resistor in series with an amplifier. Since the resistor is connected
externally, it is in series with a large bus capacitance, which we estimated as 1 pF. Due to








where C and R denote the capacitance and resistance values, respectively. f and T denote
the frequency and temperature of the circuit, while k is the Boltzmann’s constant. After





which indicates that the mean-square value of the thermal noise of a resistor shunted by
a capacitance depends only on the value of the shunt capacitance C. We note that, the
maximum frequency component of the noise is determined by the time constant, RC, of
this resistance-capacitance network.
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From chip 1 From chip 2
Cbus = 5pF
Cbus =1pF
Capacitive shunting of the 
thermal noise of the resistor
RMS value of the noise is buskT/C
Vout
Estimated RMS value of 
the noise 0.23V
Figure 26: RESINA design with two cascaded amplifiers.
Reconsidering our design with the resistor being shunted by the capacitor, we decided
to select a resistor with a resistance of 1 MΩ. However, now the rms value of the noise
is
√
kT/C, which is 6.44 × 10−5 and when this rms value of noise is amplified by a factor
150, the resulting noise is still very small. Therefore, we cascaded two amplifiers to increase
the gain, and hence to increase the amplitude of the resulting noise. The design with the
cascaded amplifiers is shown in Figure 26.
For this cascaded amplifier design, we measured the gain of the first stage to be 20. We
note that we could change the gain of the second stage by changing the value of the ibias
signal. For example, when the value of the ibias signal is decreased from 390 mV to 350
mV, gain of second stage increases from 150 to 180. Furthermore, if we do not prefer to
keep the DC offset value at 0, then because of the DC offset at the input of the inverter the
inverter would be subject incorrect switchings even when the rms value of noise is as small
as 65 mV as we showed in Section 4.1.1.3. In this case, the gain of the second stage could
be smaller than 150.
Table 6: Bias voltages for the two cascaded amplifiers on which physical measurements are
taken.
Amp1 Amp2
Supply voltage 500 mV 650 mV
bias 390 mV 380 mV
switchbias 420 mV 420 mV
hpbias 520 mV 0
dcoffset 500 mV 0
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Figure 27: Output of RESINA measured on an oscilloscope when the amplifier parameters






































Figure 28: Energy-probability relation for RESINA designed using a 0.5 µm technology.
Figure 27 shows a photo of the output voltage of RESINA measured on oscilloscope. For
this measurement, the bias voltages for the two cascaded amplifiers are listed in Table 6.
The probability of correctness in this case is measured to be 0.89. In this experiment, the
supply voltage of the inverter is 1 V.
By varying the supply voltage of the inverter, we found the energy-probability rela-
tionship for the thermal noise based rng. In Figure 28, we depict the energy-probability
relationship for a design using a 0.5 µm technology for the case when the rms value of the
resulting noise is estimated to be 0.55 V. As seen from the figure, the energy cost of ampli-
fication is very significant. For the RESINA design in the 0.5 µm technology, the amplifier
consumes 900 fJ per switching of RESINA. For a smaller feature size of 0.25 µm technology,
we measured the amplifier energy consumption to be 400 fJ.
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4.3.2 Quality of the Random Bits Produced by the Thermal Noise Based rng
The quality of randomization also plays an important role in many probabilistic algorithms.
Among these algorithms that are sensitive to quality of randomness, Monte Carlo simula-
tions, for example, have been shown to yield incorrect results when poor quality pseudo-
random number generators are used as the source of random bits [51]. In addition, the
strength of encryption schemes like hyper-encryption [45] can be severely compromised
unless true-random (as opposed to pseudo-random) sequences are provided. For such ap-
plications whose correctness, and hence utility, depend on the quality of random bits, it is
important to compare the quality of randomization afforded by PCMOS and conventional
CMOS based implementations.
In Figure 29, we show the statistical tests from the NIST suite [174] applied to compare
and evaluate the quality of random bit sequences generated by a PCMOS inverter (switch)
and those generated by a CMOS-based pseudo-random number generator; for both cases, p
is considered to be 0.5. The random sequences in the case of PCMOS have been produced
from the actual chip measurements of a PCMOS inverter from 0.25 µm TSMC prototype
and those of CMOS from hspice simulations of the hardware implementation of the Park-
Miller [160] random number generator.
Among these tests and to highlight a few, the frequency tests evaluate the frequency
of 0s and 1s—whether the fraction of 1s to 0s is close to 0.5. The runs test determine
contiguous sequence of 1s in a block. The rank test checks the linear dependence, while
the FFT and approximate entropy tests detect periodicity and frequency of overlapping
patterns. The template matching tests detect repetitions of non-periodic patterns and the
universal statistical test as well as the lempel-ziv test detect whether the random sequence
can be compressed. The tests are run on random bit sequences of length 20,000,000. In
evaluating the test results, we use the same testing strategy and criteria as recommended by
the NIST suite. Specifically, the test results shown in parenthesis in the table are compared
against a threshold (which is 0.93) used to determine whether the sequence passes or fails
a test. The result indicates the proportion of subsequences (tested through iterations) that
pass from the random sequence being tested. As seen from the figure, PCMOS passes 11
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Test PCMOS CMOS
Frequency PASS (0.98) FAIL (0.84)
Block-frequency PASS (1.00) PASS (0.98)
Cumulative sum PASS (0.98) FAIL (0.86)
Runs PASS (0.98) PASS (0.96)
FFT PASS (1.00) PASS (1.00)
Approximate entropy PASS (0.98) FAIL (0.92)
Long-run PASS (1.00) PASS (1.00)
Rank PASS (1.00) FAIL (0.00)
Non-overlapping template PASS (0.9375) PASS (0.9375)
Overlapping template FAIL (0.8889) FAIL (0.00)
Lempel-Ziv FAIL (0.8125) FAIL (0.0625)
Linear complexity PASS (1.00) PASS (1.00)
Universal Statistical FAIL (0.725) FAIL (0.8889)
Serial PASS (1.00) PASS (1.00)
(result > 0.93) PASS
(result < 0.93) FAIL











Figure 30: Probabilistic inverter, its output buffer and parasitic elements.
tests out of 14 whereas CMOS passes only 7 of these tests.
4.3.3 Measurement Results Characterizing the Energy-Probability Relation-
ship of an Inverter
This section summarizes the physical measurement results for a probabilistic inverter cou-
pled to noise at its input. These results involve current measurements as well as the results
of probability measurements.
Below, we also show a comparison of the measurement results to analytical results. To
compare these two, we first model the measurement circuitry as shown in Figure 30. As
seen from the figure, the output of the inverter is connected to a buffer that can drive large
off-chip capacitances. While measuring the current driven by the inverter, a large off-chip
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Figure 31: Power spectral density of the output voltage of a probabilistic inverter coupled
to noise at its input.
capacitance is connected to the output of the buffer so that buffer does not switch and con-
tribute to the current consumption. On the other hand, for the probability measurements,
we do not connect any external capacitors, and we estimate the load capacitance seen by
the output of the buffer as 10 pF. The buffer is designed to work at a frequency of 10 MHz
for this value of load capacitance. In Figure 31, we show the power spectrum of the noise at
the output of the inverter. We note that, in this case, the only input applied to the inverter
is the Gaussian noise generated by the function/arbitrary waveform generator. As seen
from the figure, for a span of almost 10 MHz, the power spectral density of the output is
nearly constant. Hence, the maximum frequency component of the noise after being filtered
by the RC networks due to parasitic capacitances and resistances is larger than 10 MHz.
Figure 32 shows the measurement and analytical results for the energy-probability rela-
tionship for 0.25 µm inverter at a range of rms values of noise. As seen from the figure, there
is a gap between the analytical and simulation results. We found that this gap is primarily
caused by the difference between the analytical and measured energy values. This differ-
ence is due to the fact that our analytical model does not consider the short-circuit energy
consumption. Due to the parasitic resistance and capacitances, the rise and fall times of the
input signal of the probabilistic inverter is much higher than its switching time leading to a
significant short-circuit energy consumption. Therefore, we improved our analytical model
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Figure 32: Measurement results compared to the analytical results for the energy-


































Figure 33: Validation of the improved analytical model for the energy-probability relation-
ship of 0.25 µm inverter by comparison against measurement results.
by developing a short-circuit energy model. Following this chapter, in Chapter 5, we will
describe the short-circuit energy model in detail. In Figure 33, for the energy-probability
relationship of the same 0.25 µm inverter, we compare the physical measurement results
with the results found using the improved analytical model that includes the short-circuit
energy. As seen from the figure, the results produced by the improved analytical model
match the physical measurement results closely.
4.4 Conclusions
In this chapter, we summarized the physical measurements performed to validate the CMOS
behavior. Furthermore, we described the design of thermal noise based rng, and the
measurements for testing its functionality and probabilistic behavior. The measurement
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results showed that in the thermal noise based rng, the large bus capacitance shunts the
resistor leading to a reduction in the maximum rate of random bits produced by our rng.
As a result, the resistance value used in rng is decreased and the design is changed to
include two amplifiers to compensate for the gain loss due to the decrease in the resistance
value. The measurement results also showed that the energy cost of amplification is very
significant, but it decreases as the technology progresses.
Measurements were also used to derive the energy-probability characteristics of a prob-
abilistic switch. When the measurement results were compared to analytical results, a
significant gap was observed between the two. This gap was due to short-circuit energy
consumption, which was subsequently included in the analytical model leading to a strong




AN IMPROVED ENERGY MODEL FOR THE PCMOS
INVERTER
In Section 4.3, it was seen that there may be a significant gap between the measurement
and analytical results when the analytical model does not include the short-circuit energy
consumption. Hence, this chapter is devoted to developing an analytical model for the
short-circuit energy consumed by a PCMOS inverter.
We have developed a short-circuit energy model following Bisdounis and Koufopavlou
[20]. In our model, we explicitly use the alpha-power (α-power) law MOSFET model of
Nose and Sakurai [151].
In this chapter, we will first explain the reasons for short-circuit energy consumption
and describe the prior work on this subject. Following this, we will detail our short-circuit
energy model starting with the derivation of the short-circuit current. This will be followed
by a validation of the model using circuit simulations. Finally, we will conclude this chapter.
5.1 Background
The short-circuit energy dissipation results due to a direct path current flowing from the
power supply to the ground during the switching of a static CMOS gate. Short-circuit
energy constitutes 10-20% of the total energy dissipation of a static CMOS gate [5].
The first closed form expression modeling the short-circuit energy dissipation in a CMOS
inverter was developed by Veendrick [220], where zero-load capacitance is assumed. The
model results in pessimistic results because of the zero-load capacitance assumption. In
addition, the model is based on the Shichman and Hodges square law MOSFET model [191],
which ignores the short-channel effects of the submicron devices.
In [69], a more realistic short-circuit energy dissipation model was proposed. This
model includes the effect of the output load capacitance. However, short-channel effects are
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ignored in the derivation of the model. In [221], the model presented in [69] is improved
by including the velocity saturation effects through use of alpha-power (α-power) law MOS
model [183]. However, the contribution of the PMOS (NMOS) currents in falling (rising)
output is neglected in the derivation of the model. In addition, Miller effect of the gate-
to-drain capacitance is not included. Furthermore, it is assumed that the load transistor
operates only in the saturation region during the time interval in which the short-circuit
current flows. In [230], another short-circuit energy dissipation model based on Shichman
and Hodges MOSFET current model was proposed. This model considers the effect of the
PMOS (NMOS) current on the short-circuit current in case of the falling (rising) edge of the
output through use of two technology dependent empirical parameters. Miller effect of the
gate-to-drain capacitance is also included in the model. To include this effect, technology
dependent empirical parameters are used.
In [72], short-circuit current waveform was approximated with a piecewise linear function
of the time to estimate the short-circuit energy dissipation. In this model, energy dissipation
of the reverse current due to the gate-to-drain capacitance is subtracted from the short-
circuit energy dissipation. However, this reverse current is provided from the inverter input,
but not from the power supply of the gate, hence this energy component can not be included
in the short-circuit energy dissipation.
In [20], a short-circuit energy model was developed using the α-power law MOS model [183].
The model takes into account the current through both transistors. The influence of the
gate-to-drain capacitances of both transistors and the gate-to-source capacitance of the short
circuiting transistor are included in the derivation of the model. However, the α-power law
MOS model does not very well capture the short-channel effects.
Nose and Sakurai [151] derived a closed-form expression for modeling the short-circuit
energy dissipation of a CMOS inverter. They used an improved version of the alpha-power
law MOSFET model [182] in their derivation, which is more accurate especially in the
triode region than the original alpha-power law model [183]. Their model includes the
short-channel effects. However, it does not include the effect of the gate-drain and gate-









Figure 34: An overview of the important parameters that affect the short-circuit energy
dissipation of a CMOS inverter.
In this work, we improve the model in [20] by using the alpha power law MOS model
of [151].
5.2 Modeling the Short-Circuit Energy Dissipation of a PC-
MOS Inverter
In this section, we derive the short-circuit energy dissipation in a CMOS inverter (shown in
Figure 34) for the rising input. The derivation for the falling input could be done similarly.
Figure 34 shows a CMOS inverter and the capacitance and current values that are
considered in our model. Here, the output capacitance Co includes the drain junction
capacitances of the two transistors of the inverter, the gate capacitances of the fan-out
gates, and the interconnect capacitance. CM is the Miller capacitance and is equal to
the sum of the gate to drain capacitance of both transistors. Cgsp is the gate to source
capacitance of the PMOS transistor. Ip and In are the drain to source currents of the
PMOS and NMOS transistors respectively.
The input, Vin, is modeled as Vin = VDD.(t/τ) for 0 ≤ t ≤ τ , where τ is the input rise
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Figure 35: Operating regions of a CMOS inverter during a rising input.
5.2.1 Modeling the Short-Circuit Current of a CMOS Inverter
To compute the currents Ip and In, we use the α-power law MOSFET current model [151]
also summarized below by (82) for a PMOS transistor. This model consists of four pa-
rameters: α, IDO, VDO and VTH . α represents the velocity saturation index, which is an
empirical parameter. IDO is the drain current at VGS = VDS = VDD and VDO is the drain
to source saturation voltage at VGS = VDD. VTH represents the threshold voltage of the
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In modeling the short-circuit energy dissipation, we first derive analytical expressions for
the output voltage of the inverter. Figure 35 shows the input and output voltage waveforms
and the operating regions for the rising input.
In Figure 35, in region 1 (0 ≤ t ≤ tn), NMOS transistor is OFF and PMOS transistor is
in the linear region. Hence, in this region, In is approximated as 0. Ip is found from (82).













Figure 36: The PMOS and short-circuit current waveforms of a CMOS inverter during the
rising edge of the input.
Vout. To simplify the problem, IDp and VDp are approximated to be constant, and equal to
IDpm and VDpm, respectively. IDpm and VDpm are found by computing IDp and VDp when
VGS = VTHN/2.
As seen from the figure, there is an overshoot at the early part of the output voltage
(0 ≤ t ≤ t1), that is, the output voltage is greater than the supply voltage. During the
overshoot, there is no current flowing from the power supply to the ground. Hence, the
short-circuit power consumption is zero during the overshoot. In the figure, t1 corresponds
to the point in time when the output voltage overshoot finishes. t1 is found by solving the






Referring to Figure 35, in region 2 (tn ≤ t ≤ tsatp), NMOS transistor is saturated and
PMOS transistor is in the linear region. tsatp represents the point in time when the PMOS
transistor enters the saturation region. In this region, PMOS current (Ip) is approximated
by a linear function of time as demonstrated in Figure 36 and NMOS current is found
using (82). Then, the differential equation of (81) is solved for Vout.
At t = tsatp, PMOS transistor is entering the saturation region. Hence, at time t =
tsatp,the following saturation condition is satisfied
Vout = VDD − VDp (84)
To find tsatp, we use a Taylor series expansion around the point t = τ− τVDD (VTHP + VTHN )
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up to the second order coefficient, for both Vout and VDp in (84).
In region 3 (tsatp ≤ t ≤ tp), both transistors are saturated. Hence, the PMOS and
NMOS currents are found using (82). We note that tp corresponds to the point in time
when the PMOS transistor enters cutoff region.
From Figure 34, short-circuit current Isc (during a rising input) is expressed as
Isc = Ip − ICgsp (85)








5.2.2 Short-Circuit Energy Model
Short-circuit energy dissipation occurs in the interval [t2, t3] (as shown in Figure 36) since














As shown in Figure 36, Isc is negative until t2 (when it becomes zero). In addition, t3
represents the point in time when Isc becomes zero when the PMOS transistor enters the
cutoff region. In computing the first integral of (87), a linear approximation of the PMOS
transistor current is used. For the second integral of (87), since the PMOS transistor is in
saturation region Ip is found from (82).
The value of t2 is given by




where S is the slope of the line approximating Ip as function of time (Ip = S(t − t1)). The
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up to the second coefficient to solve (89) .
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τ (t3 − tsatp)
(90)
Similarly, the short-circuit energy consumption of a CMOS inverter during the falling edge
























τ (t3 − tsatn)
(91)
where the various symbols (such as tsatn, Cgsn, and VTHN ) denote the corresponding pa-
rameters for the NMOS transistor.









In this section, we illustrate the validity of the analytical model we derived above by com-
paring through analytical results to the results of circuit simulations in hspice. The com-
parisons are done for a PCMOS inverter realized in a 0.25 µm CMOS technology.
Two of the primary factors that affect short-circuit energy dissipation are the input
transition time τ and the size of the capacitive load Cout. In Figure 37, we show a comparison
of the analytical and simulation results for the short-circuit energy dissipation of a 0.25
µm inverter as a function of the input transition time for two different values of load
capacitance, 200 fF and 50 fF. Here, the supply voltage is 2.5 V and the capacitive load Cout
is 130 fF for both the analytical model and the simulations. Table 7 shows the MOSFET
model parameters used for the analytical model. As seen from the figure, the analytical
model results match well with the simulation results. The maximum difference between
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Figure 37: Short-circuit energy dissipation of a 0.25 µm CMOS inverter versus the input
voltage transition time.
is also seen from the figure that short-circuit energy dissipation increases as the input
transition time increases and Cout decreases. For both cases, the difference between the
input transition time and output transition (switching) time increases, and hence short-
circuit energy dissipation increases.
Table 7: MOSFET model parameters used in the analytical model for the short-circuit
energy dissipation of the 0.25 µm CMOS inverter.
NMOS transistor PMOS transistor
W (µm) 3.36 6.72
L(µm) 0.25 0.25
α 1.07 1.167
IDO (mA) 1.98 1.87
|VDO| (V) 1.17 1.99
|VTH | (V) 0.67 0.63
Cgs (fF) 6 9
Cgd (fF) 7.5 12.5
Figure 38 shows the simulation and analytical results for the 0.25 µm CMOS inverter
versus the supply voltage. In addition, the figure illustrates a comparison of our analytical
model to the model developed in [20] (which we refer to as the Bisdounis model in the
figure). The capacitive load is 150 fF and the input transition time is 2 ns. The average
difference of our analytical model results from the simulation results is 5.547% while it is
10.674% for the Bisdounis model. This results from the more accurate MOSFET current
























































Figure 38: Short-circuit energy dissipation of a 0.25 µm CMOS inverter versus the supply
voltage.
model used in our analytical model.
5.4 Energy-Probability Relationship of a PCMOS Switch
with the Improved Energy Model
Table 8: Simulation parameters for the fabricated inverter.
Technology TSMC 0.25 µm
Inverter fan-out 7
Load capacitance 130 fF
Nominal Vdd (V) 2.5
Transistor size
(W/L)pmos 6.72 µm/0.24 µm




Input rise- and fall-time 2 ns
In Table 8, we show the simulation parameters of an inverter with larger transistors
and a larger capacitive load than those considered before in Section 3.3. Further, the rise
and fall time of the input signal is higher than the value considered in Section 3.3. In
our study, the load capacitance, which is 130 fF (as shown in Table 8) corresponds to the
sum of the drain capacitances of the inverter transistors, and the input capacitance of an
output driver connected to a chip pin. In Figure 39(a), we show the E-p relationship of the













































































Figure 39: The E-p relationship of the CMOS inverter with the parameters shown in Table
8 where the analytical model (a) does not include the short-circuit energy (b) includes the
short-circuit energy component.
similar trends and derivations are observed with other noise couplings as well. As seen in
Figure 39(a), there is a significant difference between the simulation and analytical results,
to be contrasted with the lack of such deviation shown in Figure 8 when the capacitive
load C, the transistor sizes, and the rise and fall time of the input pulse are smaller. The
significant deviation shown in Figure 39(a) for the 0.25 µm TSMC technology is due to
the fact that the analytical model used to produce these results do not account for the
short-circuit energy component which is a part of the hspice based estimates.
Applying our model to derive short-circuit energy (Esc), the total energy consumed by
a CMOS inverter per switching will be
E = Esc + Esw (93)
where Esw is the switching energy estimated in earlier sections. Using (93) to estimate
the energy consumption of the probabilistic inverter (with the parameters shown in Table
8), the resulting E-p relationship is shown in Figure 39(b). As seen in the figure, the
analytically obtained E-p relationship matches extremely well with the E-p relationship
obtained through simulations. Specifically, the maximum deviation between the analytically
modeled and simulated values goes (down) to 2.77% (in Figure 39(b)) when short-circuit
energy is accounted from a value of 49.15% when short-circuit energy is not accounted (in
Figure 39(a)).
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Furthermore, we have also observed in Section 4.3 that when the analytical model in-
cluding the short-circuit energy is compared against the measurement results, there is a
close match between the analytical and the measurement results.
5.5 Conclusions
This chapter has described the short-circuit energy model for the PCMOS switch. The
model is based on the alpha-power law MOSFET current model, which is an empirical
model describing the current consumption of MOSFET devices. The model was validated
against circuit simulations in case when Vdd is constant and it was found that the maximum
difference between the analytical and simulation results is 12.23 % and the average difference
is 7.416 %. When Vdd is varied for a 0.25 µm CMOS inverter, the model again follows
the simulation results with a difference of 5.547% on average. Furthermore, when this
short-circuit energy model is included in the analytical model characterizing the energy-
probability relationship of a PCMOS switch, it was seen that the analytical model results for
the energy-probability relationship follow the simulation and measurement results closely.
It was also seen from the results that short-circuit energy consumption increases as the load
capacitance decreases, as the input rise- and fall-times increase, and as Vdd increases.
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CHAPTER VI
PROBABILISTIC BEHAVIOR OF LARGER PCMOS
CIRCUITS
In this chapter, we extend our study of PCMOS circuits beyond the inverter by considering
larger logic gates implemented using PCMOS. Unlike the inverter, these gates (e.g., PCMOS
XOR) have multiple inputs and multiple nodes where noise can be coupled to. Furthermore,
each gate implements a distinct logic function affecting the interaction of the gate with the
noise, and hence its probabilistic behavior. As a result, characterizing probabilistic behavior
of PCMOS logic gates (when compared to an inverter) involves further considerations. To
tackle this problem, we first develop probability models for primitive PCMOS gates. Then,
we use these models to derive the probabilities of larger circuits. We use a graph-based
model to find the probabilities of larger circuits given the probabilities of their building
blocks.
The primary contributions of this work are:
1. A demonstration of a methodology to find the energy-probability behavior of primitive
PCMOS logic gates—the primitive gates we have considered are inverter, NAND,
NOR and XOR gates.
2. A comparison of the energy-probability relationship of PCMOS logic gates with that
of a PCMOS inverter.
3. A methodology to find the energy-probability behavior of PCMOS circuits that are













Figure 40: A PCMOS XOR gate coupled with noise at its evaluation nodes.
6.1 Probability and Switching Energy Models of Primitive
PCMOS Gates
In modeling the probability parameter p of a PCMOS gate, we consider that noise is coupled
to the evaluation nodes [190] of the gate. Evaluation nodes are the nodes that carry the
logical information. For example, Figure 40 shows the evaluation nodes of an XOR gate
(denoted as Vin1, Vin2, Vinv1, Vinv2 and Vo). In the figure, noise sources coupled to the nodes
Vinv1, Vinv2 and Vo (Vn3, Vn4 and Vn5) are also shown. The input signals Vin1 and Vin2 are
also coupled with noise (not shown in the figure) and the probability of correctness values
for these signals are p1 and p2, respectively. For simplicity, each noise source is characterized
by a Gaussian distribution with mean value of 0. The standard deviation (or rms value)
of noise coupled to the inputs Vin1 and Vin2 is σ1 and σ2. Likewise, the standard deviation
of noise coupled to Vinv1, Vinv2 and Vo is σ3, σ4 and σ5, respectively and the probability of
correctness values associated these noise sources are p3, p4 and p5. Each probability value
pi (i ∈ {1, 2, 3, 4, 5}) is found from (as described in Chapter 3)








Once we identify the evaluation nodes and the noise sources coupled to them, we construct a
probabilistic truth table to find the p of the PCMOS gate. The truth table shows the binary
values of the voltages at the input and output nodes of the gate as well as the probabilities
associated with these binary values. For example, for the probabilistic XOR gate shown in
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Figure 40, we construct the truth table shown in (Table 9). Here, we consider the case when
σ3 = σ4 = σ5, and hence p3 = p4 = p5. This truth table shows the possible combinations
of the binary values of the inputs (Vin1 and Vin2) and the output (Vout) of the XOR gate.
The table also shows the associated probability values of Vout, Vin1 and Vin2.
Table 9: A probabilistic truth table for the PCMOS XOR gate.
Vin1 Vin2 Vout
Val. Pr. Val. Pr. Val. Pr.
0 p1 0 p2 0 (−2p1 − 2p2 + 6p1p2) p33 +
(3p1 + 3p2 − 7p1p2) p23
+ (1 − 3p1 − 3p2 + 4p1p2) p3+
p1 + p2 − p1p2
0 p1 1 p2 1 (2 − 4p1 − 2p2 + 6p1p2) p33 +
(−3 + 4p1 + 3p2 − 7p1p2) p23
+ (2 − p1 − 3p2 + 4p1p2) p3 +
p2 − p1p2
1 p1 0 p2 1 (2 − 2p1 − 4p2 + 6p1p2) p33 +
(−3 + 3p1 + 4p2 − 7p1p2) p23
+ (2 − 3p1 − p2 + 4p1p2) p3 +
p1 − p1p2
1 p1 1 p2 0 (2 − 4p1 − 4p2 + 6p1p2) p33 +
(−1 + 4p1 + 4p2 − 7p1p2) p23
+ (−1 − p1 − p2 + 4p1p2) p3 +
1 − p1p2
Using the probability values associated with Vout in Table 9, we find the probability of








−74 + 72p1 + 72p2 − 7p17p2
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In practical systems, there is always a bandwidth limitation on the noise [216]. For the
XOR gate shown in Figure 40, the noise coupled to Vin1, Vin2, Vinv1 and Vinv2 is bandlimited
due to the filtering by the gate. In such a bandlimited system, the rms value of the noise is
proportional to the bandwidth of the system [134]. Based on this proportionality and using















































































Figure 41: Comparison of energy-probability characteristics of PCMOS NAND and inverter
gates in a (a) 90 nm process (b) 65 nm process.














where σi is the rms value of the noise and Tni is the reciprocal of the maximum frequency
component of the noise for i ∈ {1, 2, 3, 4}. K1i, K2i and K3i are empirical parameters fitted
using hspice simulations. VTH and α are the threshold voltage and velocity saturation index
parameters of the alpha-power law MOSFET model. Equivalent input probability peq(i) is
found by substituting σi in (94) with σeq(i) from (96). Hence, when the bandlimiting effect
is considered, the probability of correctness of a PCMOS XOR gate is found by substituting
p(i) values in (95) with their corresponding peq(i) values.
We find the p values for inverter, NAND and NOR gates using the approach outlined
for XOR gate above. To model the switching energy consumed by a primitive gate, we use
the formula 0.5CeffV
2
dd, wherein Ceff denotes the effective capacitance per switching.
In Figure 41, we show our analytical results showing the energy per switching step (E)
versus p of PCMOS NAND and inverter gates realized in 90 nm and 65 nm processes as
well as the simulation results validating our analytical models. Different p and E values
are found by varying the supply voltage (Vdd) of the circuit from 0.15 V to 1 V for both
processes. The rms value of the is varied from 0.15 V to 0.25 V. We performed circuit
simulations using hspice [78].



















































































Figure 42: (a) Energy-probability characteristics of a PCMOS XOR gate in a 90 nm process
(b) Energy-probability characteristics of a PCMOS XOR gate in a 65 nm process.
switching step of a PCMOS gate increases as its p increases. The rate of increase in E
with p grows as p approaches 1. As also seen from the figure, a PCMOS NAND gate
displays similar characteristics with a PCMOS inverter in terms of the energy-probability
relationship. However, for the same amount of switching energy consumed and given the
same rms value of noise, the p of a NAND gate is much smaller than the p of an inverter
(for example, points A and B in Figure 41(a)). This results from two reasons: 1) Given
a switching energy value E1, NAND gate consumes E1 at a supply voltage value of Vddn,
while inverter gate consumes E1 at a supply voltage value of Vddi with Vddi > Vddn, because
NAND gate has larger capacitances. Since Vddi > Vddn, p for the inverter has to be larger
than p for the NAND gate. 2) As we move to more complex gates, for the same value of rms
and Vdd, p is smaller. For example, when rms value of noise is 0.2 V and Vdd value is 0.6 V,
p is 0.97 for the inverter, while it is 0.92 for the NAND gate. Comparing Figures 41(a) and
(b), we observe that both processes display similar characteristics. Below, we compare the
processes in detail for an XOR gate.
In Figure 42, we depict our analytical results showing the energy per switching step (E)
versus p of a PCMOS XOR gates realized in 90 nm and 65 nm processes as well as the
simulation results validating our analytical model. The noise rms value is again varied from
0.15 V to 0.25 V. When we compare Figures 42(a) and 42(b), we see that PCMOS XOR,
NAND and inverter gate haves similar energy-probability characteristics. Since, the XOR
gate is a more complex gate, for a fixed p value it consumes more energy than NAND and
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inverter gates. Furthermore, for the reasons stated above, for the same amount of switching
energy consumed and given the same rms value of noise, the p of an XOR gate is smaller
than the p of NAND and inverter gates. Comparing Figure 42(a) and (b), we observe that
for a fixed value of noise rms and switching energy the XOR gate in 65 nm process has a
higher p than the XOR gate in 90 nm process. For example, for the points denoted by C in
Figure 42(a), and D in Figure 42(b), E is 5.8 fJ, while p for point C is 0.67 and p for point
D is 0.92. This difference between the processes is due to the lower capacitances, hence
the lower energy consumption for the 65 nm process at a fixed value of Vdd. From here,
we deduce that, as the feature sizes decrease, the switching energy investment to obtain
a specific p value decreases. However, we note that we do not take the leakage energy
and switching activity factor into account. If these are considered, since the static energy
consumption increases as the feature sizes decrease, there may not be as much benefit as
we observe now for the 65 nm process in terms of its p.
6.2 Algorithm to Find the Probability of PCMOS Circuits
Having described our methodology to model the p for primitive gates, and discussed some
of our results, we will now explain how we find the p for larger PCMOS circuits. Given
a combinational circuit with k inputs and n outputs, we use the following method to find
its probability of correctness. We first map the circuit to its primitive gates—the primitive
gates we have considered are inverter, NAND, NOR, and XOR gates. We model the circuit
as a directed graph G = (V, E, m, w), where V is the set of gates and E is the set of directed
edges connecting these gates. Edge ei,j represents a connection from gate vi to gate vj . m(i)
is a positive integer used to represent the probability model for the gate vi—since we have
four primitive gates, 1 ≤ m(i) ≤ 4, and wij is the probability of correctness for the signal
represented by edge ei,j . For a gate vi, P (i) denotes the set of the probabilities of the inputs
of gate vi. Pin = {pin1, pin2, · · · , pink} denotes the set of probabilities at the primary inputs
{in1, in2, · · · , ink} of the circuit.
In Figure 43, we show our probability computation algorithm. In our algorithm, we visit
each node in a topological order (line 1) so that the probabilities of gates are propagated
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Probability Computation Algorithm
input: graph G(V, E, m, w) and the set Pin of input probabilities
output: set of output probabilities
(Pout = {pout(1), pout(2), · · · , pout(n)})
1. T = Topological ordering of gates;
2. while (T is not empty)
3. vi = T.pop;
4. if (all inputs of vi are primary inputs) then
5. pr(vi) = compute pr(m(i), Pin(i));
(Pin(i) ∈ Pin: set of input probabilities for vi)
6. else if (vi has no primary input) then
7. pr(vi) = compute pr(mi, P (ej,i));
(P (ej,i): set of input probabilities for vi)
8. else
9. pr(vi) = compute pr(mi, P (ej,i) , Pin(i));
(P (ej,i)
⋃
Pin(i): set of input probabilities for vi)
10. for (each edge e (i, k))
11. wik = pr(vi);
12. if vi has a primary output outk
13. pout(k) = pr (vi); (1 ≤ k ≤ n)
Figure 43: Algorithm to find the p values for the outputs of a combinational CMOS circuit.
in the correct order. For each node in a topological order, we first compute the probability
associated with the output of the gate vi (compute pr). The function compute pr first finds
the rms values of the noise associated with the input probabilities of the gate from (94).
Then, using (96) and (94) compute pr finds peq value for each input of the gate (pr(vi)).
Using these peq values, the probability at the output of the gate is computed. If all inputs
of a gate vi are primary inputs (PIs) then compute pr is a function of m(i) and probabilities
of the primary inputs (Pin(i)) (line 5). If gate vi has no PIs, then compute pr is a function
of m(i) and the probabilities of the incoming edges of vi (P (ej,i)) (line 7). If gate vi has PIs
as well as inputs other than PIs, then compute pr is a function of m(i) and the probabilities
of the incoming edges of mi, P (ej,i) and Pin(i) (line 9). The probabilities associated with
each outgoing edge of vi (ei,j) are assigned to pr(v, i) (lines 10-11). If vi is a primary output
outk then pout(k) = pr(vi) (lines 12-13).
We tested our algorithm for small circuits, such as the four-bit parity and inverter chain
circuits shown in Figure 44. In Figure 45, we show the analytical and simulation results























































































Figure 45: Energy-probability characteristics of (a) 4-bit parity and (b) inverter chain
circuits.
analytical and simulated p values is 0.5% for the parity circuit and 0.54% for the inverter
chain. The analytical model results deviate the most from the simulation results when Vdd
is low (Vdd < 0.55V) because of the underestimation of the circuit delay by our model at
low Vdd values.
As we move from primitive gates (Figure 42) to larger circuits (Figure 45), the rate of
increase in E (with p) is preserved, whereas, for a fixed value of noise rms, values of p in
Figure 45 are smaller due to the additive and propagation effect of noise sources in larger
circuits. In this context, our analysis is important for design and synthesis of probabilistic
circuits to achieve a desired value of p.
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6.3 Conclusions
In this work, we have shown a method to derive the energy-probability characteristics of
primitive PCMOS gates and presented an algorithm to find the p of PCMOS circuits that
are built using these gates. The simulation results for circuits realized in 90 nm and 65
nm processes have demonstrated the validity of our analytical models. Our work provides
a basis for analyzing probabilistic behaviors due to noise and other perturbations in future
technologies, and can be used in probabilistic design and synthesis methods to improve
circuit reliability. For future work, the effect of leakage energy on our analysis can be
explored and the library of primitives can be enriched with more complex gates.
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CHAPTER VII
ANALYSIS AND OPTIMIZATION OF ENERGY,
PERFORMANCE, AND PROBABILITY OF PCMOS
CIRCUITS
The downscaling of cmos device dimensions has enabled an aggressive increase in integration
density as described by Moore’s Law. However, two other design considerations, noise
immunity and power consumption do not scale with Moore’s Law. As technology scales
down, noise immunity becomes difficult to achieve due to reduced feature sizes and supply
voltages, and higher density (see Natori and Sano [149], Shepard [189], van Heijningen et
al. [217]). The devices are rendered noisy due to effects such as ground bounce and IR
drops [128], thermal noise [184], cross-talk noise [47], process variations [24], etc. Therefore,
using lower supply voltages to reduce energy consumption reduces noise immunity, and
hence the probability of correctness as well. Thus, designing low-energy circuits in the
presence of noise is a challenge. To overcome this problem, probabilistic cmos (pcmos)
based computing has been proposed [155]. In pcmos based computing, noise is viewed
as a resource to achieve low-energy computing rather than an impediment in contrast to
the approaches of Kish [100], Hegde and Shanbhag [70], and Solomatnikov et al. [195]. The
pcmos approach that was introduced in the former chapters harnesses noise as a resource to
implement devices that exhibit probabilistic behavior with a well-characterized probability
of correctness (p). For example, a pcmos inverter is a noisy cmos inverter. Supply voltage
of the circuit, as well as the rms value of the noise determine the p of this inverter.
Lowering the supply voltage of a pcmos gate decreases its dynamic energy consumption,
but also decreases p, which might have an adverse effect on the quality of solution delivered
by the application. For example, an error-tolerant application would tolerate an error
rate below a certain value [192]. Reducing the supply voltage also decreases the switching
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speed of the circuit. Therefore, to meet the performance requirement demanded by the
application, threshold voltage may have to be lowered. However, doing so would increase
the static energy dissipation due to leakage. In this chapter, we study these trade-offs
between the energy, performance, and p of a pcmos circuits including inverter, NAND,
NOR, and XOR gates as well as a one-bit full adder. To do so, we use analytical models
for energy, propagation delay, and p. Our analysis considers a pcmos based application
that requires its probability of correctness and performance to be in a predetermined range.
By varying the supply voltage (Vdd) and the threshold voltage (Vth), the analysis is able
to optimize the edp of a pcmos inverter to meet the application requirements. We also
consider the sensitivity of our analysis with respect to variations in temperature, Vth and
Vdd.
We perform circuit simulations using bsim3 models to verify our analytical models.
We study the trade-offs between energy, performance, and p by varying Vdd and Vth. In
particular, given a noise rms value, and various constraints on p, performance, and edp,
we find the values of Vdd and Vth that optimize edp or p. We consider the following
optimizations: 1) Minimizing the edp of a pcmos circuit when its performance is bounded
from below and its p is in a range (pmin ≤ p ≤ pmax). 2) Minimizing the edp of a pcmos
circuit given its edp is bounded from above and its p is bounded from below. 3) Maximizing
the p of a pcmos circuit when its performance is bounded from below and edp is bounded
from above.
This chapter is organized as follows. Section 7.1 gives an overview of the prior work
on the energy, performance and probability trade-offs. In Section 7.2, we derive analytical
models for energy, delay, and p. In Section 7.3, we describe our methods to find the values
of Vdd and Vth that optimize edp or p of pcmos circuits under given constraints on p,
performance and edp. In Section 7.4, we show the effect of variations in temperature, Vth,
and Vdd on our analysis. In Section 7.5, we discuss two of the issues we have identified




The trade-offs involving the energy, performance, and p of a circuit were also studied by
Hegde and Shanbhag [70]. The primary focus of their work was on deriving information-
theoretic lower-bounds on the energy consumption of noisy gates. Their lower-bounds
guaranteed reliable computation in the presence of noise. By contrast, in our work, p
is an independent design parameter, and its value does not necessarily guarantee reliable
computation. Our primary concern is not reliable computing, but being able to compute
under the constraints on p imposed by the application.
There has been extensive research on the methods to optimize the energy and delay in
strong inversion and sub-threshold regions (see [11, 26, 60, 117]). Various metrics have been
proposed to achieve energy and delay optimizations. Gonzalez, Gordon, and Horowitz [60]
introduced edp as a metric to evaluate the energy efficiency of cmos circuits. Penzes and
Martin [163] proposed metrics in the form of E · Dn, where energy-delay efficiency index
n ≥ 0 characterizes any feasible trade-off between energy and performance. Hofstee [74]
suggested the use of energy-performance ratio, which is the ratio of percent increase in
energy per operation to percent increase in performance for various possible design parame-
ters. Markovic et al. [117] extended the energy-performance ratio approach to a sensitivity
analysis. Their design variables were Vdd, Vth, and transistor sizes. In our work, we limit
ourselves to circuits and architectures that we can optimize at an energy-performance ratio
of 1, and we use the edp metric to show the trade-offs between energy, performance, and p.
Our design variables are Vdd and Vth. For simplicity, we ignore the effect of transistor sizes
on these trade-offs.
7.2 Modeling the Energy, Delay, and Probability of Cor-
rectness of pcmos Gates
In this section, we develop simple analytical models that characterize pcmos gates. Energy,
propagation delay, and p of a pcmos gate are related to its size, supply voltage (Vdd), and
transistor threshold voltage (Vth). For simplicity, we select Vdd and Vth as our design vari-
ables. We refer to a circuit operating under the nominal value of Vth as the baseline circuit.
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Thus, we have a baseline circuit for each value of Vdd. To keep the probability modeling
simple, we adjust the transistor sizes such that our baseline circuit is symmetric [215], that
is, during a binary transition at the output of the gate, the input and output voltages (Vin
and Vout, respectively) become equal when Vin = Vout =
Vdd
2 . This choice of transistor sizes
also ensures that the gate has symmetric rise and fall times. Referring to the voltage at
which Vin becomes equal to Vout as Vm, we observed that Vm differs from
Vdd
2 by only 3%
even for the extreme case when Vth differs from its nominal value by 47%.
7.2.1 Propagation Delay Model
Based on the delay model from logical effort [204], we model the delay of a gate as a simple
product of a process-dependent delay constant τ and a unitless delay element d. τ is the
delay of an inverter driving an identical inverter with no parasitics. The unitless delay d
includes the delay due to the self-loading of the gate and the delay due to the fanout.
Then, the propagation delay in the subthreshold region is described by






where n is the body effect coefficient and φt is the thermal voltage
kT
q . Ks and Io are
fitted parameters (obtained using circuit simulations performed in hspice). Ceff,sub is
the capacitive load for the gate in the subthreshold region. Ceff,sub includes the fanout
capacitances as well as the intrinsic capacitances of the gate.
We find the propagation delay of a gate in the strong inversion region using a simple





where K is a parameter fitted using circuit simulations. α is the velocity saturation constant
which is also fitted using circuit simulations. Ceff is the capacitive load for the gate.
7.2.2 Energy Model
We consider the leakage and switching components of the energy. In modeling the leakage
energy, we neglect the gate leakage, pn-junction leakage, and gate-induced drain leakage.
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We model only the subthreshold leakage component. Based on the bsim3 v3.2 [213] equa-










nφt · tgpLDP (99)
where Voff is an empirically determined bsim3 parameter and dibl is the DIBL (Drain
Induced Barrier Lowering) factor. The values of Voff and dibl are derived from curve
fitting based on circuit simulations. Ith is also an empirical parameter and its value is
fitted using circuit simulations. The product tgpLDP denotes the cycle time wherein LDP
is the logic depth and tgp is the propagation delay as described by equations (97) and (98).
We use a value of 25 for LDP . This value is estimated based on the logic depth of the
implementations [29] of the hyper-encryption [45] and probabilistic cellular automata [53]
algorithms, as well as the logic depth of a 6-tapped FIR filter [156].




where a denotes the activity factor. In this work, we assume that a is 40%. This value of a is
chosen based on the activity factor of the pcmos full adders used in the implementation of a
6-tapped FIR filter [156], which are subsequently used in realizing H.264 video decoder [231].
Then, the total energy per switching cycle, and edp are described by
ET = ESW + EL (101)
edp = ET tgp (102)
7.2.3 Modeling the Probability of Correctness
We used the methodology we described in Chapter 6 to find the p values of our circuits. As
we outlined before, we first found the probabilities for the primitive gates—the primitive
gates we have considered are inverter, NAND, NOR, and XOR gates, then we used the
algorithm we introduced in Chapter 6 to derive the probabilities for more complex gates







Figure 46: The pcmos full adder.
7.3 Energy, Performance, and Probability Trade-offs for
pcmos Gates
In this section, we consider the pcmos full adder shown in Figure 46. We have chosen this
implementation for the full adder since we can easily derive its p in terms of the probabilities
of primitive pcmos gates. The XOR and NAND gates used in this full adder are pcmos
gates, each coupled with noise at its evaluation nodes. We consider that this full adder is a
primitive element of an architecture realizing a probabilistic application or an error-tolerant
application. For example, 240 such full adders are used in realizing an FIR filter [156, 55]
that is the building block of the hardware implementing H.264 video decoding [231].
In the following, we employ performance, edp, and p constraints (imposed by the ap-
plication) on the pcmos full adder to derive the optimal Vth and Vdd operating points that
minimize edp or maximize p of the full adder, for a given rms value of noise. In minimizing
edp, we consider two cases: 1) The full adder is utilized in an architecture block that im-
plements an error-tolerant application. 2) The full adder is used in realizing an architecture
block that implements a probabilistic application.
For the architectures implementing error tolerant applications, we minimize edp under
the constraints that edp needs to be smaller than a maximum value, say, edpmax, and p
needs to be greater than pmin. The lower-bound on p is due to the quality of the solution
delivered by the application. For these applications, we also maximize p to improve the
quality of solution under the constraints that edp needs to be smaller than a maximum
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Figure 47: Energy, performance, and probability trade-offs for a pcmos full adder.
For an architecture block implementing a probabilistic application, we minimize edp
with the following two constraints: (1) The operating frequency of the full adder needs to
be greater than a certain value, say fmin, and (2) The probability of correctness needs to be
in a range, say pmin ≤ p ≤ pmax. Since p is a design parameter (see [29]) for probabilistic
applications, the lower-bound on the probability is deduced from the quality of the solution
delivered by the corresponding architecture block, and the upper-bound on the probability
is deduced from the quality of the solution as well as the requirement to keep the energy
consumption as small as possible.
We note that a study of the trade-offs between the energy, delay and p at the application
level is also interesting, however it is beyond the scope of this work. In this section, we
primarily use the edp metric to show the trade-offs between energy, performance, and p of
a pcmos full adder.
In Figure 47, we show the simulation results for edp and p of a full adder as Vth is
varied from 0.13 V to 0.43 V at values of Vdd varying from 0.35 V to 1.2 V—each curve
corresponding to a different value of Vdd. The figure shows that at a fixed value of Vdd, as
Vth is decreased, edp decreases—because of the decrease in delay— until a point is reached
where the increase in the leakage energy due to the reduction in Vth is dominant and can
not be compensated by the decrease in delay. We also observe that, p decreases as Vdd
is decreased. However the effect of Vth on p is negligible. We note that the full range of
Vdd and Vth may not be practical, however, in our analysis we consider that all values are
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theoretically possible.
To study the trade-offs evident from Figure 47, we use analytical equations. To compute
edp, we use formulas (97) to (102). To show the trade-offs involving edp, Vdd and Vth,
we use constant edp contours in our results below. More specifically, we show contours of
normalized edp (nedp) (see Figure 48 for example), each denoting the ratio of the minimum





As seen from Figure 47, at each value of Vdd, edp as a function of Vth bears a minimum
value. Thus, to find minedp, we find the values of Vdd and Vth at which edp is minimized.
To this end, we use a two-dimensional search algorithm which iterates over a range of values
of Vdd: 0.35 ≤ Vdd ≤ 1.2 V and a range of values of Vth: 0.13 ≤ Vth ≤ 0.43 V. We observed
that the result converges when the iteration step for Vdd and Vth is decreased to 0.0001 V.
The performance of the pcmos full adder is measured in terms of its maximum switching
frequency, denoted as f , and is equal to the reciprocal of its propagation delay tgp. As seen
from Figure 46, the full adder produces sum and carry outputs (denoted as “Sum” and
“Cout,” respectively). We consider the propagation delay associated with the carry output
as the propagation delay of the full adder, since carry output is propagated (e.g. in a
ripple-carry adder), and hence its associated delay determines the delay at the architecture
level.
In finding p for the full adder, we combined probabilities of the primitive pcmos gates
(XOR and NAND gates in this case) using the method we described in Chapter 6. We chose
the smaller value among the p values for the two outputs of the full adder. Since XOR gate
has a smaller p value than a 2-input NAND gate, the probability of correctness associated




inv − 22p10inv + 732 p9inv − 33p8inv + 1098 p7inv + 338 p6inv − 29732 p5inv + 518 p4inv
−94p3inv + 14p2inv + 932pinv + 38
(104)
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where pinv is the probability of correctness for an inverter gate as given by (39). As seen
from this equation and Figure 47, p is primarily determined by Vdd. We note that, we have
also considered the case that the p associated with the carry bit may be propagated (eg. in
a ripple-carry adder), and because of this p of the full adder may be equal to the p of the
carry bit. However, our results showed that p for the sum output is significantly worse than
the p associated with the carry output. Hence, we decided on using p of the sum output as
the p of the full adder.
Below, we formulate the optimization problems we have considered, and describe the
algorithms we have developed to solve the problems.
7.3.1 Minimizing edp under Probability and edp Constraints
In this section, we consider the problem of minimizing edp given an upper-bound on edp
and a lower bound on p. Such an optimization would be useful to find optimal circuits for
error-tolerant applications.
Figure 48 shows the constant nedp, performance and p contours for a pcmos full adder
coupled with noise at its evaluation nodes. The noise is characterized by a Gaussian dis-
tribution with rms value of 0.1 V. In the figure, contours of constant nedp are represented
by the round curves, contours of constant p are represented by the horizontal lines, and
contours of constant frequency (or performance) are represented by the sloped lines. As
seen from the figure, nedp is high at lower values of Vdd and Vth. However, for very low
values of Vth, nedp becomes smaller due to the increased leakage energy. Similarly, for
very low values of Vdd, nedp becomes smaller due to the increased delay. We note that,
the nedp curves have small kinks near the border of subthreshold region, which are due to
the discontinuity of the analytical delay model (equations (97) and (98)) at the boundary
of subthreshold region. Figure 48 also shows that p increases as Vdd increases. It is also
seen from the figure that the higher the value of Vdd with respect to Vth, the higher the
performance.
Given these trade-offs, our objective is to find the optimal Vdd and Vth operating points



















































Figure 48: Analytically derived constant nedp, performance, and p contours for a pcmos
















edp ≤ edpmax (106)
p ≥ pmin (107)
To solve this problem, we use the two-dimensional search algorithm described in Fig-
ure 49. Our search is confined in the nedp contour corresponding to edpmax and the area
above the probability contour corresponding to pmin. For example, if the upper-bound on
edp is minedp0.9 , and the lower-bound on p is 0.989, then the feasible region for the search
is the gray shaded area shown in Figure 48. The search across the Vdd values starts at the
value of Vdd (Vddminedp) at which minedp—the global minimum for edp—is observed. At
every iteration over Vdd, the value of Vdd is increased. The search across the Vth values starts
at the value of Vth (Vthminedp) at which minedp is observed, and the search is performed
in two different directions until the edp contour corresponding to edpmax is reached: with
positive steps of Vth (moving towards right in Figure 48), and with negative steps of Vth
(moving towards left in Figure 48). This particular choice of the initial values of Vdd and
Vth and searching across increasing values of Vdd are due to following reasons: (1) From the
definition of nedp as shown by equation (103), on the Vdd-Vth plane, the point with edp
value of minedp (also shown in Figure 48) is inside every possible nedp contour. (2) If the
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point corresponding to minedp is already in the feasible area for the search, that is, in the
area confined by the nedp contour for edpmax and the probability contour for pmin then
edp is minimized at this point, and there is no need to search in the region under Vddstart.
(3) If Vddstart is smaller than the lower limit on Vdd (Vddmin) that is determined by pmin,
then Vdd value is increased until Vddmin is reached (lines 8 and 24 in Figure 49). With this
as background and as seen from Figure 49, for the given values of pmin, edpmax, and noise
rms, the algorithm can be described as follows:
1. We initialize the values of Vdd and Vth to Vddstart and Vthstart, respectively.
2. We assign a sufficiently large value to edpmin.
3. We compute Vddmin using the probability constraints as defined by (107), (104), and
(39).
4. We increase Vdd from Vddstart in sufficiently small steps until we reach a Vdd value at
which (106) is not satisfied. For each Vdd that is greater than Vddmin:
(a) We assign a sufficiently large value to the minimum value of the edp of this step
(edpmin(i)).
(b) We initialize VthL and VthR to Vthstart, where VthL denotes the Vth iterator towards
left and VthR denotes the Vth iterator towards right.
(c) We increase VthL and VthR in sufficiently small steps until (106) is not satisfied.
For each value of VthL and VthR:
i. Using the current values of Vdd (Vdd(i)) and VthR (VthR(j)), and equation
(105), we compute edpr. We compute edpl similarly.
ii. If edpr is smaller than edpmin(i), then we update the values of edpmin(i),
the optimum value of the Vth at this step (Vthopt(i)), and the optimum value
of Vdd at this step (Vddopt(i)) as shown in the lines 12-14 of the pseudocode.
We repeat this step for edpl and VthL (lines 15-17).
(d) If edpmin(i) is smaller than edpmin, then we update the values of edpmin, Vddopt,
and Vthopt as shown in lines 21-23 of the pseudocode.
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1. Start:  Input: pmin, EDPmax, noise RMS and S >> 1 
2.   Vthstart = VthMINEDP; Vthstep = Vthstart / S;
3. Vddstart  = VddMINEDP; Vddstep = Vddstart / S;
4.   i = 0; j = 0; EDPmin = 1; Vdd(0) = Vddstart;
5. compute Vddmin using pmin, (12) and (9); 
6. Vdd Loop: repeat 
7.   EDPmin(i) = 1; VthL(0) = VthR(0) = Vthstart;
8.    if Vdd(i) > Vddmin
9. Vth Loop:  repeat
10.   compute EDPR using Vdd(i), VthR(j), and (13); 
11.   compute EDPL using Vdd(i), VthL(j), and (13); 
12.    if EDPR < EDPmin(i)
13.    EDPmin(i) = EDPR;
14.     Vthopt(i) = VthR(j); Vddopt(i) = Vdd(i); 
15.    if EDPL < EDPmin(i)
16.    EDPmin(i) = EDPL;
17.     Vthopt(i) = VthL(j); Vddopt(i) = Vdd(i); 
18.   j = j+1; VthL(j) = VthL(j-1)- Vthstep;
19.   VthR(j) = VthR(j-1)+ Vthstep;
20.    until EDP > EDPmax;
21.  if EDPmin(i) < EDPmin 
22. EDPmin = EDPmin(i); 
23. Vddopt = Vddopt(i); Vthopt = Vthopt(i); 
24.   i = i+1; Vdd(i) = Vdd(i-1)+ Vddstep;
25. until EDP > EDPmax;
26. report EDPmin, Vddopt, and Vthopt;
Figure 49: The pseudocode for the algorithm to find the optimal Vdd and Vth values that
minimize edp under probability and edp constraints.
Our results have shown that if Vddmin is greater than Vddstart, then the optimal Vdd value
is very close to Vddmin. Referring to Figure 48, for example, if the probability constraint
is such that p ≥ 0.989 corresponding to a Vddmin of 0.59 V, and the edp constraint is
edp ≤ minedp0.9 , then the algorithm finds the optimal values of Vdd and Vth as 0.59 V, and
0.22 V, respectively. The point corresponding to these values of Vdd and Vth is denoted as
O2 in the figure. We note that the point corresponding to minedp has a Vdd value of 0.57 V
which is smaller than Vddmin. On the other hand, if Vddmin is smaller than Vddstart, then
the optimal values of Vdd and Vth are the same as Vddminedp and Vthminedp, respectively.
7.3.2 Maximizing p under edp and Performance Constraints
In this section, we study the problem of maximizing the p given an upper-bound on edp and
a lower-bound on performance. Error-tolerant applications for which there is a maximum
limit on the error would benefit an optimization solving this problem. The problem is
formulated as follows:
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1. Start:  Input: EDPmax, fmin, noise RMS, and S >> 1 
2.   Vthstart = VthMINEDP; Vthstep = Vthstart / S;
3. compute Vddstart using Vthstart, (17), (3), and (4);
4.               Vddstep = Vddstart / S;
5.   i = 0; j = 0; pmaxR = 0; pmaxL = 0; VthR(0) = VthL(0) = Vthstart;
6. Vth Loop: repeat 
7.  compute VddR(0) using VthR(i), (17), (3), and (4);
8.   pmaxR (i) = 0;
9. Vdd Loop:  repeat
10.    compute pR using VddR(j), (12), and (9); 
11.    if pR > pmaxR(i)
12.    pmaxR(i) = pR; Vthopt(i) = VthR(i); Vddopt(i) = VddR(j); 
13.   j = j+1; VddR(j) = VddR(j-1)+ Vddstep;
14.    compute EDPR using VddR(i), VthR(j), and (13); 
15.    until EDPR > EDPmax;
16.  if pmaxR (i) > pmaxR 
17. pmaxR = pmaxR(i); VddoptR = Vddopt(i); VthoptR = Vthopt(i); 
18.   i = i+1; VthR(i) = VthR(i-1)+ Vthstep;
19.   until EDPR > EDPmax;
20.   repeat steps 6 to 19 with decreasing steps of Vth;
21.  report pmaxR, VddoptR, VthoptR, pmaxL, VddoptL, VthoptL;
22. if pmaxL > pmaxR
23.    pmax = pmaxL; Vddopt = VddoptL, Vthopt = VddoptL;
24. else 
25.    pmax = pmaxR; Vddopt = VddoptR, Vthopt = VddoptR;
26. report pmax, Vddopt and Vthopt;
Figure 50: The pseudocode for the algorithm to find the optimal Vdd and Vth values that




edp ≤ edpmax (108)
f ≥ fmin (109)
To find the values of Vdd and Vth that maximize p under the given constraints, we use
the search algorithm shown in Figure 50. Using this algorithm, the search is performed in a
region to the left of the performance contour corresponding to the performance limit fmin
and enclosed by the nedp contour corresponding to the edp limit edpmax. For example,
if fmin is 6 GHz and edpmax is
minedp
0.8 , then the feasible area for the search will be the
hatched area shown in Figure 48. The iterations over Vth are performed in two directions,
that is, the iterations start at fixed value of Vth and proceed with increasing, as well as
decreasing values of Vth. In Figure 50, lines 6-19 describe the algorithm steps when the
search is performed with positive steps of Vth, and line 20 states that the steps 6-19 should be
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repeated with negative steps of Vth. Another approach to do the search in the Vth dimension
is to first compute the Vth values at the two points where the nedp contour corresponding to
edpmax intersects with the performance contour corresponding to fmin, and iterate across
Vth in the region between the Vth values of the intersection points. We adopt the bidirectional
approach since the bidirectional approach delivers the same complexity with the approach
in which one computes the intersection points. In this way, we can avoid the iterative
computations of the intersection points. Due to this bidirectional search over Vth, we find
two different maximum values of p (denoted as pmaxL and pmaxR) and compare them finally
to find the maximum value of p (pmax). The algorithm (also shown in Figure 50) is as
follows:
1. We initialize Vth to Vthminedp. We denote the initial value of Vth by Vthstart. Using
Vthstart, and the performance constraint, we compute the initial value of Vdd. This
initialization guarantees that the search starts at a point in the feasible search region.
2. We assign sufficiently small values to pmaxL and pmaxR.
3. We initialize VthR (VthR denotes the right-hand side iterator for the search over Vth)
to Vthstart.
4. We increase VthR in sufficiently small steps until we reach a Vdd value at which (108)
is not satisfied. For each value of VthR:
(a) We assign a sufficiently small value to the value of pmaxR at this iteration step
(pmaxR(i)).
(b) We compute the initial value of VddR (VddR(0)) for the current value of VthR using
(97) and (98), and given (109).
(c) We increase VddR from VddR(0) in sufficiently small steps until we reach a VddR
value at which (108) is not satisfied. For each value of VddR:
i. Using the current value of VddR (VddR(j)), and equations (104) and (39), we
compute the probability value (pR) at this step.
118
ii. If pR is greater than pmaxR(i), then we update the values of pmaxR, Vthopt(i),
and Vddopt(i) as shown in line 12 of the pseudocode.
(d) If pmaxR(i) is larger than pmaxR, then we update the values of pmaxR(i), VddoptR,
and VthoptR as shown in line 17 of the pseudocode.
5. We repeat the steps described above for the left-hand side iterations over Vth, and
find the values of pmaxL, VddoptL, and VthoptL.
6. Comparing pmaxL and pmaxR, we find pmax and the corresponding optimal values
Vddopt and Vthopt.
Our results have shown that in case when we maximize p under the edp constraint
edp ≤ edpmax, and the performance constraint f ≥ fmin, the optimal Vdd and Vth values
are found to be on the nedp contour corresponding to edpmax. Furthermore, denoting the
points on the contour by the tuples (Vth, Vdd), the optimal values of Vth and Vdd are observed
at the point where the Vdd component of the tuple (Vth, Vdd) on the nedp = nedpmax
contour reaches its maximum value. For example, if the performance constraint is such
that f ≥ 6 GHz, and the edp constraint is edp ≤ minedp0.8 , then the algorithm finds the
optimal values of Vdd and Vth as 0.93 V, and 0.22 V, respectively. As shown in Figure 48,
this point, denoted as O3 is on the nedp = 0.8 contour, and the Vdd component of this
point is the largest among the other points on this nedp contour.
7.3.3 Minimizing edp under Performance and Probability Constraints
In this section, we consider the problem of minimizing edp given a lower-bound on the





pmin ≤ p ≤ pmax
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1. Start:  Input: pmin, pmax, fmin, noise RMS, and S >> 1 
2.   Vthmin = 0.12; Vthstep = Vthmin / S; pstep = pmin / S;
3.   I = 0; j = 0; EDPmin = 1; p(0) = pmin;
4. p Loop: repeat 
5.  compute Vdd(i) using p(i), (12), and (9); 
6.   compute Vthmax using fmin , (3), and (4); 
7.   EDPmin(i) = 1; Vth(0) = Vthmin;
8. Vth Loop:  repeat
9.   compute EDP using (13); 
10.    if EDP < EDPmin(i)
11.    EDPmin(i) = EDP;
12.    Vthopt(i) = Vth(j);  Vddopt(i) = Vdd(i); 
13.    j = j+1; Vth(j) = Vth(j-1)+ Vthstep;
14.   until Vth(j) > Vthmax;
15.  if EDPmin(i) < EDPmin 
16. EDPmin = EDPmin(i); 
17.  Vddopt = Vddopt(i); Vthopt = Vthopt(i); 
18.   i = i+1; p(i) = p(i-1) + pstep;
19. until p(i) > pmax;
20. report EDPmin, Vddopt and Vthopt;
Figure 51: The pseudocode for the algorithm to find the optimal Vdd and Vth values that
minimize edp under performance and probability constraints.
The pseudo-code of the two-dimensional search algorithm is described in Figure 51. As
seen from the figure, the algorithm is very similar to the previous two algorithms. For
brevity, we will skip describing the details of this algorithm.
In Figure 52, we show the nedp, performance, and probability contours for a pcmos
full adder coupled with noise having rms value of 0.2 V. In this figure, for example, if the
performance constraint is set at 6 GHz, the search algorithm searches for the optimal Vdd
and Vth operating points in the region to the left of the 6 GHz line. Furthermore, if pmin
and pmax are 0.8 and 0.9, respectively, then the search is performed within the shaded area
shown in the figure. The algorithm finds that for the optimal edp point, the values of
Vdd and Vth are 0.72 V and 0.22 V, respectively, as shown by the point O1 in Figure 52.
As seen from Figure 52, the supply and threshold voltages for optimal edp are closer to
the probability contour p = pmin, that is, operating the pcmos full adder at lower supply
voltages is more preferable in terms of the edp. However, the supply voltages can not be

















































Figure 52: Analytically derived constant nedp, performance, and p contours for a pcmos
















































Figure 53: Constant nedp, performance, and p contours from circuit simulations for a
pcmos full adder coupled with noise having an rms value of 0.2 V.
7.3.4 Simulation Results
In this section, we validate our analytical models through comparing our analytical results
with the simulation results for edp, performance, and p.
We performed circuit simulations in hspice using bsim3 models for a cmos inverter
in a 0.13 µm process to measure the pcmos full adder’s static and dynamic energy con-
sumption, propagation delay, and p. In measuring the propagation delay of the full adder,
we considered the worst case delay among the delays associated with every possible binary
transition that might occur at the inputs of the full adder. We measured the static energy
and the switching energy separately. In measuring the switching energy, we used random
strings of binary values at the inputs of the full adder.
In modeling the thermal noise that is coupled to the evaluation nodes of the full adder,
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the noise source is assumed to be a random process characterized by a Gaussian distribution.
The details of modeling the noise, the coupling of the noise and calculation of p in the circuit
simulations for a pcmos inverter were described in Chapter 3.
The results of the simulations for a pcmos full adder coupled with noise having an rms
value of 0.2 V are shown in Figure 53. When compared to the analytical results shown in
Figure 52, we observe that shapes and locations of the nedp and performance contours are
quite similar. For small values of edp, the nedp contours shown in Figure 53 are slightly
narrower across Vdd values compared to the nedp contours in Figure 52. For example,
the contours corresponding to nedp = 0.6 are narrower in Figure 53 than they are in
Figure 52. This difference between the analytical and simulated nedp contours is due to
the inaccuracy of the analytical model in estimating the propagation delay and the leakage
power. Referring to the ratio of the absolute difference between the simulation result and
the analytical result to the simulation result as the error, we find that the average error for
the analytical delay model is 3.74%, and for the analytical energy model it is 3.32%. These
errors lead to an error of 4.44% on the average for the edp. The standard deviation of the
error for the analytical edp results is only 4.21%.
Since we used a linear delay model based on the logical effort, our model does not
fully consider the effects of the topology of a gate or the inputs of a gate on the delay.
Hence, the analytical delay results differ from the simulation results as seen from comparing
the performance contours in Figure 52 and Figure 53. We observe that the analytical
model slightly underestimates the propagation delay for low values of Vth, and slightly
overestimates it for high values of Vth.
Comparing the p contours of Figure 52 and Figure 53, we observe that the p contours
found using simulations are traversing higher values of Vdd. This is caused by the fact
that the transistors of the XOR gates used in simulations are not symmetrical, whereas the
analytical model considers the case when the transistors are symmetrical. As we explained
in Chapter 3 we have a more accurate probability model for the case when the transistors
are not symmetrical. However, the more accurate model requires the midpoint voltage of
the cmos inverter, which we have not derived in the subthreshold region. Thus, we have
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chosen to use the probability model in (39) for simplicity in this work. Furthermore, in
Figure 53, the p contours are not exactly horizontal, but have a negative slope (which is
very small in magnitude). This weak dependency of p on Vth is due to the dependency of p
on the midpoint voltage of the inverter.
Comparing Figures 52 and 53, we see that the feasible search regions (the areas shaded
with gray) for the optimization example provided at the end of Section 7.3.3 slightly differ.
Furthermore, optimal values of Vdd and Vth found from simulations are 0.75 V and 0.22 V
(denoted as O1s in Figure 53) as opposed to 0.72 V and 0.22 V found using the analytical
models (denoted as O1 in Figure 52). We note that to find the optimal operating points in
case of simulations, we use a variant of the algorithm described in Figure 51. We replace the
steps for calculations of Vdd(i), Vthmax, and edp by search steps. The search step traverses
the simulation results, and finds the closest values for Vdd(i), Vthmax, and edp.
7.4 Process and Operating Point Variations
So far, in our analysis we have not considered any variations in threshold voltage, supply
voltage, and the operating temperature. However in reality, threshold voltage might change
due to process variations and changes in the operating temperature. In addition, chip
temperature changes due to heat dissipation. Furthermore, supply voltage might change
due to IR voltage drop, or simultaneous switching noise (SSN) [128]. Neglecting the coupling
between the chip temperature and power dissipation [11], in this section, we demonstrate
the impact of the variations in temperature, Vth, and Vdd on the energy, performance, and
p of pcmos circuits.
7.4.1 Variations in Temperature
With increasing circuit density, die area, and on-chip power dissipation, the variation of
temperature across an integrated circuit becomes significant. The operating temperature of
a circuit can be anywhere between 25◦C and 125◦C. The threshold voltage at temperature
T can be calculated [11] using
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Figure 54: Analytically derived constant nedp, performance, and p contours for a pcmos
full adder at temperatures T = 25◦C and T = 35◦C.
where VthT is the threshold voltage at temperature T , Tamb is the ambient temperature
(25◦C), and k is the threshold voltage temperature coefficient whose typical value for a
0.13 µm process is 0.7 mV/K [207].
Temperature variation also affects the rms value of the noise, since we consider a thermal
noise source. For simplicity, we assume that the noise source is a resistive noise source and
therefore, we calculate the rms value of noise at temperature T using





Figure 54 shows the effect of increasing temperature from 25◦C to 35◦C on a pcmos
full adder. At the ambient temperature, the rms value of the noise coupled to the full
adder is 0.2 V. In the figure, the dashed contours correspond to the results when T is
35◦C and the solid contours correspond to the results when T is 25◦C. As seen from the
figure, nedp and performance contours are shifted to right when temperature is increased.
This results from the decrease in Vth due to the increase in temperature. Furthermore, p
contours are shifted higher in the Vdd domain, that is, to obtain the same value of p, a higher
Vdd value is required at a higher temperature. Hence, at a fixed value of Vdd, p decreases
as T increases. This decrease in p is due to the increased rms value of noise because of
the increased temperature. Resulting from these variations in nedp, performance, and p,
optimal values of Vdd and Vth also change. For example, when we consider minimizing the
edp of a full adder with probability constraint 0.80 ≤ p ≤ 0.90, and performance constraint
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f ≥ 6 GHz, optimal values of Vdd and Vth at T = 35◦C are 0.73 V and 0.22 V as opposed
to the values of 0.72 V and 0.22 V at T = 25◦C found previously in Section 7.3.3. In this
example the change in optimal values of Vdd and Vth is negligible, however, if T is increased
even further, we observe significant changes in the optimal values. For example, when the
same problem is considered at T = 85◦C, optimal Vdd and Vth values become 0.86 V and
0.24 V, corresponding to 19.4% and 9.1% difference when compared to the original values
of 0.72 V and 0.22 V for T = 25◦C.
7.4.2 Variations in Threshold Voltage
Threshold voltage variations, caused by the underlying process variations might have a sig-
nificant effect on the circuit performance and energy consumption [24]. Empirical evidence
suggests that variations in Vth can be modeled by a Gaussian distribution [145]. So, we
model the threshold voltage variations using a Gaussian distribution. The mean value of
the distribution is 0 and its standard deviation σV th is equal to 10% of the threshold voltage
[27].
We note that threshold voltage variations result from process variations such as the
variations in the channel length, fluctuations in the channel doping, and variations in the
oxide thickness. Variations in these process parameters affect the performance and energy
not only through the threshold voltage but also through other factors. For example, the
“ON” current is inversely related to the oxide thickness and the channel length, and the
“ON” current is one of the factors that determine the performance and switching energy. For
simplicity we ignore the impact of these individual variations on performance and energy.
Further, we ignore the correlations between these variations for individual transistors.
Figure 55 depicts the effect of the variations in Vth. In the figure, the dashed contours
correspond to the results when there is variation in Vth, and the solid contours correspond
to the results when there is no variation in Vth. We only show the nedp and performance
contours and ignore the effect of Vth on p. As seen from the figure, the nedp contours are
shifted upwards, that is, for a fixed value of Vth, to obtain the same value of nedp, a higher
Vdd value is required. This results from the fact that the change in edp is larger when there
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Figure 55: Analytically derived constant nedp and performance contours for a pcmos full
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Figure 56: Analytically derived constant nedp and performance contours for a pcmos full
adder with Vth variations when mean value plus one standard deviation is considered for
edp and performance.
is a positive change in Vth (e.g. Vth + σ) compared to a negative change in Vth of the same
magnitude (e.g. Vth − σ). We note that, in Figure 55, we only show the mean values of
nedp and performance. As a result, the differences in nedp and performance seem to be
very small. Due to averaging, the kinks in the nedp contours have also disappeared.
If we consider a worst case scenario such as the mean plus one standard deviation,
that is, we find the mean plus one standard deviation of edp and performance, then the
effect of Vth variations on edp and performance is more significant as shown in Figure 56.
Furthermore, the optimal values of Vdd and Vth differ from the optimal values found when
there is no Vth variation. For example, when we consider minimizing the edp of a full adder
with the probability constraint 0.80 ≤ p ≤ 0.90, and performance constraint f ≥ 6 GHz,
the optimal values of Vdd and Vth are now 0.73 V and 0.23 V corresponding to 1.4% and
4.5% difference compared to the optimal values of 0.72 V and 0.22 V obtained when there
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Figure 57: Constant nedp and performance contours for a pcmos full adder with Vdd
variations when mean value plus one standard deviation is considered for edp, performance,
and p.
is no Vth variation.
7.4.3 Variations in Supply Voltage
In integrated circuits, effects such as IR voltage drop and SSN cause variations in the
voltage level of the power supply [128]. Supply voltage variation affects both performance,
energy consumption, and probability of correctness of the circuit. In this section, we assume
that the variation in power supply is normally distributed with 3σV dd equal to 10% of the
mean value of the supply voltage [27]. Here, σV dd is the standard deviation of the normal
distribution.
In Figure 57, we illustrate the effect of the variation in Vdd. In the figure, the solid
contours represent the results when there is no variation and the dashed contours corre-
spond to the results when there is variation in Vdd. We consider a worst-case scenario,
and hence show the contours corresponding to the mean plus one standard deviation in
edp, performance, and p. As seen from the figure, nedp contours for the case when there
is Vdd variation are narrower than and encircled by the nedp contours for the case when
there is no variation in Vdd. This is caused by the increased values of edp, which is due
to our choice of mean plus one standard deviation for edp. Since we consider mean plus
one standard deviation for performance and probability, their values are also increased. As
a result, performance contours are shifted to the left and probability contours are shifted
down.
127
Referring to the case when there is no variation in Vdd as the ideal case, our results have
shown that edp values when there is variation in Vdd differ from the edp values of the ideal
case by 5% on the average. Meanwhile, the difference between the performance values when
there is variation in Vdd and the performance values of the ideal case is 7.2% on the average.
Hence, Vdd variation has a higher impact on the performance. As Vdd increases, performance
increases, but the energy consumption decreases. As a result, the overall impact of the Vdd
variation on edp is not as high as its impact on performance. Furthermore, Vdd variation
has a slight impact on p. The difference between the p values when there is no variation in
Vdd and the p values of the ideal case is 1.3% on the average.
Furthermore, the optimal values of Vdd and Vth change slightly. For example, when we
consider minimizing the edp of a full adder with the probability constraint 0.80 ≤ p ≤ 0.90,
and performance constraint f ≥ 6 GHz, the optimal values of Vdd and Vth are now 0.70 V
and 0.22 V with negligible difference compared to the optimal values of 0.72 V and 0.22 V
obtained when there is no Vdd variation.
We can conclude from the results of this section that edp and performance are dependent
on the variations in the T , Vth, and Vdd. Similarly, our Vdd and Vth values for optimal edp
and optimal p points are also dependent on these variations. Thus, an analysis for optimizing
the edp of pcmos devices and circuits should consider the variations in T , Vth, and Vdd.
Furthermore, threshold voltage control and supply voltage control are necessary when the
variations in T , Vth, and Vdd can not be modeled accurately.
7.5 Caveats on Energy and Probability Modeling
In this section, we will discuss two issues that we have not studied in the former sections.
These issues are: (1) effect of noise on the energy consumption of pcmos gates, and (2)
effect of the filtering of noise on the probability parameter of a pcmos gate.
7.5.1 Effect of Noise on Energy Consumption
In the previous sections, we have considered the energy consumed by a pcmos gate per one
switching, and we regarded switching as the charge (discharge) of the output capacitance
of the gate from 0 V to Vdd V (Vdd V to 0 V). However, when noise is coupled to the
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evaluation nodes of a gate, the voltages at the evaluation nodes undergo many spurious
variations due to noise. Due to these spurious invocations, the gate consumes additional
energy. Although this subject is out of the scope of this work, we will briefly explain it.
We note that modeling the impact of noise on energy consumption is a difficult task. To
model the impact of random fluctuations at the evaluation nodes of the gate, one can use
the methods of statistical timing analysis [95] and statistical power analysis [30].
Let us now consider a probabilistic cmos gate and a deterministic cmos gate, wherein
the deterministic gate produces a correct output with a probability nearly equal to 1 (with
a very small probability of error) and the probabilistic gate produces a correct result at
the output with a probability p (0.5 < p < 1). The probabilistic gate might consume more
energy than its deterministic counterpart in a time interval, T , during which the determin-
istic gate undergoes switchings due to changes at its input voltage while probabilistic gate
undergoes switchings due to the changes at its input as well as the spurious switchings due
to noise. We inquired into the effect of the noise on the energy consumption of a pcmos
inverter (see [103]) and observed that the resulting growth in energy due to noise is negligi-
ble for small values of noise rms, but becomes significant as the noise rms value increases.
Based on this observation and the results of circuit simulations, in our current work, we
have considered noise rms values up to 0.2 V.
7.5.2 Effect of Noise Filtering on p
In this work, we have considered that noise is fully propagated through the path from the
input to the output of a pcmos circuits. Thus, in computing p, we used the rms value of the
noise that is coupled to the evaluation nodes. However, if the duration of the noise pulse is
shorter than the propagation delay of the gate, then not all the noise power is propagated
from the input to the output of the gate since the high frequency components of the noise
are filtered by the gate. We have studied this phenomenon in Chapter 3 through hspice
simulations for a pcmos inverter, and observed that the ratio of the noise duration to the
propagation delay of the inverter affects the p of the gate such that when the noise duration
is smaller compared to the propagation delay, the p value measured through simulations is
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greater than the analytically calculated p. Thus, in circuit simulations of this work, we use
noise durations greater than the propagation delay of the pcmos gates that we consider.
We note that estimating the output of a pcmos gate that is coupled with noise at its
evaluation nodes involves an analysis of the nonlinear large signal behavior of the gate, and
is beyond the scope of this work.
7.6 Conclusions
In this chapter, we have shown the design trade-offs between energy, performance, and
p of pcmos gates using analytical models of energy, propagation delay, and p. We have
considered Vdd and Vth as our design variables and found the values of Vdd and Vth for optimal
edp and p under given constraints on p, performance, and edp. We have observed that
operating a pcmos gate at lower supply voltages is more preferable to minimize its edp. By
contrast, for maximizing the p of a pcmos gate, operating the gate at higher supply voltages
is preferable. We have observed that the optimal values of Vdd and Vth are contingent upon
the constraints imposed by the application as well as the models used for energy, delay, and
p. We have also performed circuit simulations to validate our analytical models. From the
simulations we have observed that the shapes of edp surfaces and location of the optimal
edp point are dependent on the models used for energy, delay, and p. Our analysis can be
helpful in circuit design for applications with specific p, performance, and edp requirements.
Two categories of candidate applications are the probabilistic applications and the error-
tolerant applications will be described in Chapter 8.
We have also included an analysis of the impact of the variations in threshold voltage,
temperature, and supply voltage on edp, performance, and p of pcmos gates as well as on
optimal values of edp and p. We have found that accurately estimating the variations in
temperature, threshold voltage, and supply voltage is important for accurately optimizing
the edp and p of pcmos gates.
Furthermore, we briefly discussed the effect of the noise on the energy consumption of
a pcmos gate, as well as the effect of the noise duration on the p of a pcmos gate. Noise
causing spurious switchings may increase the energy consumed by a pcmos gate. The ratio
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of the noise duration to the propagation delay of the gate is important in determining the
p of a pcmos gate. If the noise duration is smaller than the propagation delay of the gate,
then high frequency components of the noise are filtered by the gate. Hence, we conclude




REALIZING ENERGY EFFICIENT ARCHITECTURES
USING PCMOS TECHNOLOGY
To harness PCMOS technology to implement applications, two categories of applications
have been considered: (i) applications which benefit from (or harness) probabilistic behavior
at the device level, (ii) applications that can tolerate probabilistic behavior at the device
level. In the context of the first category of applications, various applications from the cog-
nitive and embedded domain which embody probabilistic behaviors were investigated [29].
These algorithms are probabilistic, that is, upon repeated execution with the same inputs,
each step of these algorithms could have several possible outcomes, where each outcome
is associated with a probability parameter. Examples of such algorithms include the cele-
brated probabilistic tests for primality [196]. Moving away from applications that embody
probabilistic behaviors naturally (and in turn harness probabilistic behavior of PCMOS de-
vices), the domain of applications that tolerate probabilistic behavior [55] is also considered
in PCMOS research. Specifically, the applications which can trade energy and performance
for application-level quality of the solution are investigated. Applications in the domain of
digital signal processing are good candidates, where application-level quality of solution is
naturally expressed in the form of signal-to-noise ratio or snr.
In this chapter, we will outline the implementation approach for these applications.
We will start with a description of the probabilistic system on a chip (psoc) architectures
which serve as implementation platforms for probabilistic applications. Following this, we
will summarize the suite of probabilistic applications that have been considered. Then, we











Figure 58: A probabilistic system-on-a-chip architecture.
8.1 Probabilistic System on a Chip (psoc) Architectures
To realize energy efficient embedded computing platforms, we have developed a methodology
for using PCMOS. As shown in Figure 58 (and discussed in detail by Chakrapani et al.
[29]), a psoc architecture is comprised of a host processor and a co-processor where the
host processor is used to compute most of the control-intensive deterministic components of
an application, whereas the co-processor realized using PCMOS can be viewed as an energy-
performance accelerator that executes the probabilistic content of the application. A typical
host processor will be a low-energy StrongARM [202], a mips [194] or an equivalent low-
energy embedded processor, coupled to the co-processor via the system bus. Thus, the host
processor accesses the co-processor through memory mapped I/O. The host could also be
a custom-fit processor in its own right; for details about the concept of a soc and further
details about custom-fit processors, please see Lyonnard et al. [112], Tensilica [233] and
Wang et al. [229].
The two basic criteria of interest in realizing efficient application-specific soc architec-
tures are the performance (typically the running-time of the application) and energy con-
sumption (or its derivative power). Thus, our goal shall be to realize architectures that are
significantly more efficient than a conventional processor using both of these criteria. Thus,
our first metric for consideration shall be the energy-performance product of an architec-
ture of a particular application—akin to the energy-delay product in circuit design—defined
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below.
Energy-Performance Product (epp). epp is defined as the product of the application
level energy (measured in Joules) and performance (measured in number of cycles).
epp will be used as the chief metric of interest to evaluate various implementations.
Given the epp of two alternate implementations—for example, the case when the entire
algorithm is implemented as software executing on the host referred to as the baseline,
compared to the case where the deterministic part of the algorithm is executed on the host
with the probabilistic part executing on a pcmos co-processor—they can be compared by
computing the ratio of their individual epp values.
Since our goal is to compare the energy and performance gains realized through using
PCMOS technology, we refine this notion and define the metric: epp gain, which is denoted
as Γ, and defined as follows.
epp Gain (Γ). epp gain, denoted as Γ, is the ratio of the epp of the baseline to the epp of






In Equation( 112), unless otherwise stated baseline denoted as B refers to the case when
the entire application is realized using software on the host (for example, a StrongARM SA-
1100 processor or equivalently, an asic realization of deterministic content) only, without
recourse to a co-processor. For example, in the context of a Bayesian network application,
the well-known Junction Tree (deterministic) algorithm [114] shall serve as the baseline,
and StrongARM SA-1100 shall be the baseline processor computing the deterministic as
well as the probabilistic content, whereas I is the combination of the StrongARM SA-1100
as the host computing the deterministic component and the co-processor computing the
probabilistic components of the application.
Alternate scenarios or “mixes” of partitioning the application across the host and co-
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Figure 59: The four possible realizations of an application using an soc platform wherein
(a) a deterministic application is executed on the host only, (b) a probabilistic application
is executed on the host only using an emulation based on pseudo-random bits generated
using software, (c) the pseudo-random emulation is realized using a custom CMOS co-
processor, and (d) a PCMOS co-processor is used to realize the probabilistic components
of the application.
computational platform is constituted exclusively of a host without any co-processor—our
baseline case—, and when considering a probabilistic variant of the Bayesian network for
example, the probabilistic component is “emulated” using pseudo-random bit generation in
software (as shown in Figure 59(b)).
8.2 The Suite of Applications
To demonstrate the utility and efficacy of a psoc we consider applications that employ
probabilistic algorithms that implement bayesian networks (bn) [178, 161], random neu-
ral networks (rnn) [54], probabilistic cellular automata (pca) [53] and hyper-encryption
(he) [45]. Probabilistic content and utility in a wide range of application scenarios are the
common characteristics of these algorithms.
Among these algorithm kernels that we have implemented, the Bayesian networks are
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used in applications such as spam-filters, cognitive learning, battlefield planning [165], win-
dows printer trouble shooting and hospital patient management [15]. Random neural net-
works are used in image and pattern classification, network routing and optimization of
NP-hard problems such as finding the vertex cover of a graph. Probabilistic cellular au-
tomata are used in pattern or string classification [53], and finally, hyper-encryption is used
in security applications for message encryption.
8.2.1 Example: Mapping the Bayesian Inference Algorithm to a psoc Archi-
tecture
Bayesian inference is a statistical inference technique mimicking the human decision making
process. Hypotheses and their corresponding probability weights are notions central to this
technique. The probability weights are interpreted to be the degrees of belief associated with
the corresponding hypotheses. Based on evidences, the degree of belief in a hypothesis is
incremented (or decremented) till it approaches 1 (or 0) in which case the hypothesis is very
likely (unlikely). A Bayesian network is used to perform a task referred to widely as Bayesian
inference, and is modeled as a directed acyclic graph G of nodes V representing variables and
edges E representing dependence relations between the variables. Each variable u uniquely
represented by a node v ∈ V can be assigned a value from a finite set of values ∑u.




associated with it, where




3 · · ·
∑
l) is the string of values of the variables represented by all the
l parents of u. Variables whose values are known apriori are called evidences and based on
such evidence, other variables are inferred. The particular Bayesian networks considered in
this study is a part of the following applications: a hospital patient management system
and printer troubleshooting in a Windows operating system environment.
The likelihood weighting algorithm [165] was chosen for Bayesian inference. The ran-
dom experiment (used for inference) in this probabilistic algorithm, is implemented in the
PCMOS co-processor (consisting of several modules), with the remainder implemented as
software executing on the host. In a Bayesian network G, the conditional probabilities
associated with each value of the variables of a node are known apriori, and are used to
design a module of PCMOS switches (inverters), one module per node v in the graph. As
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Figure 60: The co-processor architecture of a psoc which implements Bayesian inference.
an example, consider a node u with
∑
u = {0, 1, 2} and let
∑′ be an instance of the string
of values associated with the parents of u. Let 0 ≤ p (0/ρ′) , p (1/ρ′) , p (2/ρ′) ≤ 1 be the
conditional probabilities associated with 0, 1, 2 ∈ ∑u respectively, given that the parents
of the node v have outputs ρ′ ∈ ∑′. In our psoc architecture, Bayesian inference will be
performed by three PCMOS switches A,B and C corresponding to 0,1, 2 respectively. The
inputs for these switches are fixed at 0 and the probability of correctness associated with




1−p(0/ρ′)−p(1/ρ′) respectively. Thus, when the
switches are inspected in the order < A, B, C >, the value which corresponds to the first
switch whose output is the value 1 is the value inferred by node u. In the psoc design, the
set of switches {A, B, C} will be referred to as a row and each distinct switch in this set
will be referred to as an element. Since a row is associated with each element of the set
∑′,
many rows are required to implement the strings associated with the space of all possible
outputs corresponding to the parents of the node u from
∑′. These set of rows will be
referred to as a table.
As shown in Figure 60, the PCMOS module corresponding to a node u implements a
table, whose row is indexed by a particular string ρ′ of values associated with the parents
of u computed earlier. The number of columns in the table is |∑u|, where each column
corresponds to a value from the set
∑
u; in our example, |
∑
u| = 3. An element in the table,
identified by < row, column > is a specialized PCMOS switch whose probability of correct-
ness is computed as indicated above. Finally a conventional priority encoder is connected
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to the outputs of a row to determine the final result of the random experiment; it performs
the function of inspecting the values of a row and choosing the final output associated with
u. Note that, each PCMOS switch also includes an amplifier in it, that is, each PCMOS
switch corresponds to a RESINA element. Hence, in computing the application level gains
that will be reported next in Section 8.4, the energy cost of amplification is also considered.
8.3 Applications that Tolerate Probabilistic Behavior
In this section, we will consider the domain of applications that tolerate probabilistic be-
havior. Specifically, we investigate applications which can trade energy and performance
for application-level quality of the solution. Applications in the domain of digital signal
processing are good candidates, where application-level quality of solution is naturally ex-
pressed in the form of signal-to-noise ratio or snr.
To demonstrate the utility of PCMOS technology in this context, filter primitives that
are using PCMOS technology are used to realize the H.264 decoding [231] and synthetic
aperture radar (SAR) [179] imaging algorithms. In particular, PCMOS devices are used
to build probabilistic arithmetic elements, such as adders and multipliers, to realize energy
efficient computing elements that can be used to perform DSP primitives such as FFT and
FIR filter. In these computing elements, the probabilistic behaviors are induced by lowering
the supply voltage Vdd in the presence of noise affecting them. To achieve application level
quality, which, for example, can be the signal to noise ratio (snr) in the case of an FIR
filter, Vdd is scaled in a biased manner [55]. In this biased voltage scaling (BIVOS) scheme,
the Vdd of the circuitry computing the most significant bits is scaled less than the Vdd of
the circuitry computing the less significant bits. Thus, the most significant bits yield a
higher probability of correctness, which in turn improves the probability of correctness of
the corresponding DSP application.
Using the psoc framework sketched before in this case, the application is partitioned in
a manner where the core control-flow such as branches will be executed on the host processor
whereas the signal processing kernels will be executed on the probabilistic co-processor. For
example, for synthetic aperture radar (SAR) imaging application, the co-processor realizes
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the FFT primitive.
8.4 Application Level Gains of PCMOS
For probabilistic applications, as summarized in Table 10, gains at the scope of an entire
application range from a factor of about 80 for the pca application, to a factor of about
300 for the rnn application. Here, the baseline implementation for he, pca and rnn appli-
cations is the StrongARM SA-1100 computing the deterministic as well as the probabilistic
content and I is a psoc executing an identical probabilistic algorithm. For the bn case,
the baseline is the StrongARM SA1100 computing the deterministic junction tree algorithm
and I is a psoc executing the likelihood weighting algorithm. A range of epp gains are
observed whenever multiple data points are available, for example, in the context of the
Bayesian inference where different data points correspond to different networks, gain varies
from a factor of 12.5 to an impressive factor of 291. Note that this increase in the gain is
due to the increase in the flux, which is defined as the ratio of probabilistic operations to
the total number of operations of the algorithms.
Table 10: Application level min and max epp gains of PCMOS over the baseline imple-
mentation, where the StrongARM sa-1100 processor serves as the host.
Application Baseline epp Gain of PCMOS = ΓPCMOS
Min Max
bn Deterministic junction-tree 12.5 291
alg. on StrongARM (Figure 59(a))
rnn Probabilistic alg. 226.5 300
pca on StrongARM 61 82
he (Figure 59(b)) 1.12 1.12
One observation is that—besides probabilistic content—the epp gain also depends on
the efficiency of the host serving as the baseline. If the energy consumed on the host
to compute the deterministic part of an application is more dominant than the energy
consumed to compute the probabilistic part on the co-processor, then the epp gain would
be very small. This fact is observed in the case of the he application, where the host
sa-1100 energy is dominant and hence the resulting epp ratio is only 1.12 (see Table 10).



































Figure 61: Comparing images reconstructed using H.264 (a) conventional error free oper-
ation (b)probability parameter p lowered uniformly for all bits (c) probability parameter p
varied non-uniformly based on bit significance.
gains increase significantly, from 1.06 to 9.38 in the case of hyper-encryption and from 82
to 561 in the case of the probabilistic cellular automata.
A set of results for the DSP applications are shown in Figure 61. As illustrated in Fig-
ure 61(b) the probability parameter p of correctness can be lowered uniformly for each bit
in the adder (which is one of the building blocks of the FIR filter used in the H.264 applica-
tion). While this approach saves energy, it significantly degrades the output picture quality
when compared to conventional (CMOS based and error-free) operation. However, as il-
lustrated in Figure 61(c), if the probability parameter is varied non-uniformly, significantly
lower energy consumption is possible with minimal degradation of the quality of the im-
age [55, 156]. Hence, not only can PCMOS technology be leveraged for implementing energy
efficient filters, but also can be utilized to naturally trade-off energy consumed for applica-
tion level quality of solution through novel probabilistic voltage scaling schemes [55, 156].
Additionally, the efficiency of this approach is also examined through the metric of energy
(measured in Joules) performance (measured in seconds) product (epp), as well as the epp
per dB gain. The results are summarized in Table 11: non-uniform voltage scaling is far
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Table 11: SAR Performance.
Voltage Scaling Scheme snr Energy Running Time epp epp/ snr
BIVOS 28dB 1/5.6X 2.5X 0.44X 15.7 × 10−3
Uniform Voltage Scaling 0dB 1/2.5X 1.41X 0.56X ∞
less expensive in terms of the epp cost per dB, denoted epp / snr. Shown in Table 11,
non-uniform voltage scaling yields an epp / snr expense of 15.7× 10−3, compared to ∞ in
the case of uniform voltage scaling.
8.5 Conclusions
In this chapter, we have demonstrated the value of the novel pcmos technology within the
context of realizing ultra efficient psoc architectures over a range of applications. The im-
provements that were demonstrated for probabilistic applications were orders of magnitude
over application specific cmos designs. For DSP applications, the concept of probabilis-
tic arithmetic was introduced and shown to be effective in realizing energy efficient signal
processing. This led to the novel BIVOS approach for designing pcmos based probabilistic
arithmetic primitives. The details of the energy efficient psoc platforms for probabilistic
and DSP applications can be found in [29] and [55], respectively.
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CHAPTER IX
FUTURE DIRECTIONS FOR PCMOS RESEARCH
In the former chapters, we have addressed the issue of probabilistic design at several levels
from circuits to various applications from the cognitive and embedded domains with an
emphasis on PCMOS circuits. In this chapter, we will discuss the future opportunities for
PCMOS research. We will start with explaining the possible extensions to PCMOS research
with a focus on the probabilistic circuit and system design. We will also briefly discuss
the research opportunities in the domain of applications. Following this, we will consider
the applicability of probabilistic computing to emerging technologies. Furthermore, we
will compare our PCMOS switch to a single electron over-barrier transport based switch.
Finally, we will come back to CMOS technology and summarize our projections for the
characteristics of PCMOS circuits to future semiconductor technologies.
9.1 Future Directions and Challenges for PCMOS Research
This dissertation research has provided an extensive characterization of PCMOS circuits
in terms of their energy consumption, probability of correctness and performance by con-
sidering various issues such as the different ways that noise can be coupled to the circuit,
the effects of noise and output sampling frequencies and the effects of short-circuit and
subthreshold leakage currents. However, the issue of gate leakage is not discussed. Consid-
ering that gate leakage has gained significant importance due to the increasing proportion
of it to the total leakage current with more advanced technologies, an important future
consideration for PCMOS research is the study of the impact of the gate leakage on the
energy-probability relationship of PCMOS circuits.
Another interesting problem for PCMOS research is the synthesis of probabilistic and
error-tolerant circuits, that is, the synthesis of circuits from gates with probabilistic behav-
ior. Using the foundations introduced by this dissertation to analyze PCMOS circuits, it
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would be possible to develop synthesis methodologies for probabilistic and error-tolerant
circuits.
Another future research goal is to extend the notions of (noise-induced) time-varying
devices—which are extensively characterized in this dissertation, to their (variation-induced)
space-varying counterparts through the concept of statistical stationarity. Statistical sta-
tionarity allows a random process’ moments such as the mean or variance (averaged) over
time, to be equated with those (averaged) over an ensemble. In our case, the ensemble
will represent the distribution of a parameter (e.g., Vth) over the set of devices scattered
on surface of silicon whereas the probabilistic behavior induced by noise is a time varying
phenomenon. Thus, statistical stationarity can be used to extend the techniques that we
have already validated for coping with noise-driven probabilistic devices to the context of
the parameter variation-tolerance.
In the context of characterizing parameter variations, different variation sources such as
die-to-die variations and within-die variations can be studied. In the context of probabilistic
applications, one can explore ways on how to treat these variations as sources of randomness,
whereas in the context of error-tolerant (signal processing) and deterministic applications
it is possible to explore ways on how to apply error correction/recovery/redundancy mech-
anisms for these different variation sources.
9.1.1 Implementation Challenges
The actual implementation and fabrication of architectures that leverage PCMOS based
devices poses further challenges. Chief among them is “tuning” the PCMOS devices, or
in other words, controlling the probability parameter p of correctness. Additionally, the
number of distinct probability parameters is a concern, since this number directly relates
to the number of voltage levels. In the circuit level, we need (1) to analyze the dependency
of p to process variations (2) to investigate the methods that will let us tune the p values
adaptively. In the application level, more specifically, for the probabilistic applications
we make two observations aimed at addressing these problems: (i) The distinct probability
parameters are a requirement of the application and the application sensitivity to probability
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parameters is an important aspect. That is, if an application uses probability parameters
p1, p2, p3, for example, it might be the case that the application level quality is not affected
when only two distinct values, say p1, p2 are used. This, however can only be determined
experimentally and is a topic being investigated. (ii) Given probability parameters p1 and
p2, other probability parameters might be derived through logical operations. For example,
if the probability of obtaining a 1 from a given PCMOS device is p and the probability of
obtaining a 1 from a second PCMOS device is q, a logical AND of the output of the two
PCMOS devices produces a 1 with a probability p.q. Using this technique, in the context of
an application, the number of distinct probability parameters may be drastically reduced.
Since the probability parameter p is controlled through varying the voltage, reducing the
number of probability parameters reduces the number of distinct voltage levels required
and is another topic being investigated. Furthermore, the energy and performance cost
associated with the additional voltage generation and supply routing necessary to provide
multiple supply voltages has to be considered in the future.
9.1.2 Future Directions in the Domain of Applications
One important aspect of our study in extending our existing methodology in the domain
of applications will be on statistics of the input signals. Since the device characteristics
stay invariant over time, the resulting errors will depend on the input data that change
over time. Errors due to delay variations, for example, occur only for those input data
combinations that require propagation through the critical paths in the circuit. In this
context, our aim is to identify and investigate the effects of input data sets on the proba-
bilistic characterization of building blocks (e.g., adder, multiplier, and others) and evaluate
their behavior when they are used in different applications. For example, these building
blocks can be used as part of different computing units from those requiring deterministic
operation (e.g., an ALU in a general purpose processor) to those that can tolerate errors
(e.g., a signal processing primitives such as FIR and FFT). In the former case, an accompa-
nying error correction/recovery mechanism will be needed, whereas in the latter, the error
correction/recovery mechanism can be used so as to tune the degree of error depending on
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the application requirements.
Thus, it is anticipated that a lot of research effort will be invested in designing an error
correcting and recovery circuit, specifically due to deterministic applications that cannot
tolerate errors as well as to error-tolerant applications to control the application quality.
9.2 Future Implementations of Probabilistic Switches
As described in Chapter 3, a probabilistic switch is a device which can be turned on or
off with a concomitant energy expenditure. The on and off states are detected by an act
called an observation which corresponds to a measurement of the voltage or current, and
the outcome of an energy expending action to turn the switch on or off is randomized
in that it will occur with a fixed a priori probability p. In realizing this switch using
PCMOS approach, we leverage the probabilistic behaviors, in particular the noise available
in CMOS circuits. In the heart of our approach is the idea of exploiting the noise, which is
conventionally an undesired phenomena. Inspired by this, in this section, we will consider
two of the emerging research technologies, single electron transistor (SET)s and carbon
nanotube (CNT)s, and discuss the implementation opportunities for probabilistic switches
using these technologies. We will also consider an over-barrier transport based switch and
compare its probabilistic behavior with our PCMOS switch.
9.2.1 Realizing Probabilistic Switches with SETs
A probabilistic switch can be implemented using SETs as shown in Figure 62. The device
shown in Figure 62 is a single-electron switch with differential inputs (Asahi [7]). In this
switch, there are four tunnel junctions (J1 through J4) and three capacitances (C1 through
C3). The input voltage X is applied through capacitor C2 and complement of X is applied
through capacitor C3. If X is an appropriate positive voltage, then the input value is
interpreted as binary 1. On the other hand, if X is a proper negative voltage then the input
value is binary 0. Tunneling through junctions J1 and J3 is controlled by the charge on the
capacitors C1, C2 and C3, the values of X and X̄, and the value of clock (φ) voltage. For
example, an electron tunnels through J1 towards B if the charge on the right side of J1 is


























Figure 62: SET-based implementation of a probabilistic switch.
dependent on the capacitance of C2, the value of X, and the value of φ; and similarly the
charge on the left side is dependent on the capacitance of C2, the value of X̄, and the value
of φ. When an electron is supplied at the entry branch, it follows the path A → B → D (the
1 branch) when X has a positive value, and A → C → E (the 0 branch) if X has a negative
value. More specifically, if the electron follows the path A → B → D,this is interpreted as a
switching to 1; whereas if it follows the path A → C → E, this is interpreted as a switching
to 0.
Tunneling is a probabilistic phenomenon, and the waiting time for the expected tunnel-
ing is not fixed. Hence, the duration of the clock signal is critical. For the device operation
without error, the clock duration should be sufficiently long. The probability of that the
waiting for the expected tunneling will be longer than the clock period (tCLK) is given by
pe = exp (−tCLKΓ) (113)
where Γ is the mean tunneling rate. pe is the probability of incorrect operation and p = 1−pe








Figure 63: CNT-based implementation of a probabilistic switch.
9.2.2 Realizing Probabilistic Switches with CNTs
Carbon nanotubes are molecular-scale tubes of graphitic carbon with outstanding proper-
ties. They are among the stiffest and strongest fibers known, and have remarkable electrical
properties. They can be used to design nanoscale sensors, actuators, devices and systems
(collectively referred to as Nanoelectromechanical Systems (NEMS). NEMS applications
include the random access memory [209], nanotweezers [98] and electrostatic switches [12].
Even though NEMS can be designed using a number of materials, carbon nanotube based
NEMS are attractive as, for example, carbon nanotube based electrostatic switches have
the potential to offer extremely high resonant frequencies in the gigahertz range because of
their high stiffness.
Figure 63 illustrates the concept of a CNT based probabilistic switch. Here, a movable
cantilever is placed in the middle of a U-shaped electrode. The cantilever is actuated by
the electrodes places on either side, and thermal fluctuations and mechanical noise cause
the cantilever to randomly contact one of the output electrodes. Hence, random strings of
“1”s and “0”s are measured at the outputs.
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Figure 64: An over-barrier transport based binary switch.
9.2.3 Comparison of the PCMOS Switch to an Over-Barrier Transport Based
Binary Switch
Having discussed two practical examples of implementing probabilistic switches using emerg-
ing research technologies, in this section, we will consider a fundamental binary switch and
present a brief theoretical discussion of the differences between the two switches. The reason
for considering the over-barrier transport based binary switch is that it is the most funda-
mental computational element which has been used to derive theoretical limits on device
scaling [124, 236].
Figure 64 shows an over-barrier transport based binary switch, which is a single electron
device consisting of two wells separated by a finite potential barrier. This switch has two
stable states. The location of the electron, or the state of the switch can be changed
either by supplying the electron additional energy or, equivalently, by reducing the barrier
energy, denoted by ǫb. When the two wells are separated by the potential barrier, ideally
electron should not move between the wells. However, due to the spontaneous transitions,
the electron can move between the wells leading to a probability of error pe. The location
of the electron is said to be distinguishable if there is a very low probability of electron
spontaneously moving to the other well. If, on the other hand, for the election in a given
state (well), the probability of spontaneous transition to the alternate state (well) is equal to
0.5, then distinguishability is lost. A spontaneous transition can occur either due to classical
over-barrier or quantum mechanical tunneling transitions. In this section, we assume that
































Figure 65: Comparison of the PCMOS switch with the over-barrier transport based binary
switch.







where k is the Boltzmann’s constant and T is the temperature. When (114) is solved for
pe = 0.5, that is, the case when distinguishability is completely lost, the well-known energy
limit per switching operation, ǫb = kT ln2, is found. The probability of this switch not
making spontaneous erroneous transitions is p = 1 − pe. Hence, the barrier height ǫb is
related to p through






Now, we will compare this fundamental switch to our PCMOS switch. To be able to
make a fair comparison, we consider a PCMOS switch with only inherent thermal noise
(kT/C noise [198]). The energy-probability relationship for such a PCMOS switch is
E = 4kT [inverf (2p − 1)]2 (116)
In Figure 65, we compare the energy-probability relationship of these two switches. As
seen from the figure, the two switches exhibit similar characteristics, for example for both of
the switches, the rate of the increase in energy consumption with p increases as p converges
to 1. However, the energy-probability characteristics of the switches are not exactly same
149
since the fundamental mechanisms governing the switches are different. Compared to the
charge transport based switch, our PCMOS switch model is a macroscopic model and is not
immediately amenable to analyzing the fine-grained limit estimates. Furthermore, the over-
barrier transport based switch is characterized by Boltzmann distribution on non-negative
energy levels, whereas PCMOS switch characterized by Gaussian distribution with mean 0.
One major difference between the switches is that when the probability value is 0.5, the
energy consumed per switching of the PCMOS switch is 0, whereas it is kT ln2 for the over-
barrier transport based switch. This is due to the differences in interpretation of switching
and its associated energy consumption for the two switches. For the PCMOS switch, the
probability of error is associated with the switching, and each switching consumes energy
E per switching. When p = 0.5, there is only noise in the circuit, hence noise can cause
spontaneous switchings with no external energy investment. On the other hand, for the
over-barrier transport based binary switch, probability of switching error is based on the
distinguishability requirement. This switch switches correctly with p = 1 when the barrier
height is reduced to zero, or the particle acquires energy ǫb. Hence, the amount of energy
consumed for a correct switching is ǫb. For this switch, ǫb = kT ln2 denotes the barrier
height that is required to guarantee distinguishability. When p = 0.5 and the barrier height
is ǫb = kT ln2, then without any external energy investment this switch will experience
spontaneous transitions. However, when the electron energy is increased by kT ln2, or the
barrier height is decreased to 0, corresponding to an energy consumption of kT ln2, then
this switch will switch correctly. Hence, we can say that when p = 0.5, similar to the
PCMOS switch the over-barrier transport based binary switch can also make spontaneous
transitions (hence switchings) without any investment of external energy.
9.3 PCMOS and Future Semiconductor Technologies
In this section, we will consider PCMOS from the perspective of future semiconductor
technologies. We will first indicate the increasing importance of noise in semiconductor
technologies and the necessity of probabilistic approaches to electronic design. Following
this, we will discuss the utility of PCMOS for low energy consumption in future technologies.
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Year of Production 2006 2008 2010 2012 2014 2016 2018 2020
MPU Physical Gate
Length (nm)
28 23 18 14 11 9 7
Vdd (low power) (V) 0.9 0.8 0.7 0.7 0.5 0.5 0.5 0.5
Equivalent oxide
thickness (A) *





8.80 6.15 4.725 2.172
From 2005 ITRS Roadmap
* Double gate MOSFET
Figure 66: Estimated values of physical gate length, supply voltage, oxide thickness and








































Figure 67: The variation of the probability of switching error due to the inherent noise
across years.
In Figure 66, we list the values of physical gate length, Vdd, oxide thickness and total
gate capacitance from year 2006 to 2020. These values are borrowed from the 2005 ITRS
roadmap [82]. As seen from the figure, capacitance values are decreasing as time progresses.
Hence, the inherent thermal noise (kT/C noise [198]) is growing due to the reduction in
capacitance values with scaling. For example, in year 2018, gate capacitance is estimated to
be 3.316×10−18 F, which corresponds to a noise voltage with rms value of 36.33 mV. From
equation (39) in Section 3.2, the probability of error per switching will be 5.96×10−12 (also
shown in Figure 67). Hence, a single device operating at 60 Ghz can produce 1300 errors
in one hour, which is a very high error rate [100, 149]. Scaling beyond 2018 with such a big
error rate is not plausible. On the other hand, to overcome the error, supply voltage values
may be increased, but this would lead to an increase in energy consumption. Therefore,
approaches which can cleverly trade-off energy and probabilistic behaviors are required, and
PCMOS is one of these approaches. However, the utility of PCMOS into the future semi-
conductor technologies should be investigated more. For example, with the advancements
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in semiconductor technology, gate leakage is becoming more significant. Considering that
gate leakage energy does not scale with the supply voltage as fast as the switching energy,
energy savings gained by PCMOS could be lower in the future. Furthermore, due to the
limitations in the values of threshold voltage and supply voltage, the voltage scaling may
be limited, and hence, energy savings by using PCMOS may also be limited.
9.4 Conclusions
In this chapter, we have discussed the future opportunities for PCMOS research. We have
identified the possible extensions to the current research and the challenges that await
PCMOS in the future CMOS technologies. We have also proposed new research directions.
Furthermore, we have briefly discussed the implementation opportunities for probabilistic




Motivated by the necessity to consider probabilistic approaches to future designs, the main
objective of this thesis was to develop and characterize energy efficient probabilistic CMOS
circuits that can be used to implement low energy computing platforms. A probabilistic
inverter (or switch) is the simplest gate that was considered. An extensive characterization
of the behavior of the probabilistic inverter, based on a study of input- and output coupled
thermal noise, as well as the effects of power supply noise was developed. Since the fre-
quency at which the noise as well as the output voltage is sampled affects the probability
of correctness, p, of the inverter, analytical models were developed to capture the effects of
these two parameters. The relationship between the energy and probability of the proba-
bilistic inverter that was established through analytical models and circuit simulations was
also verified through physical measurements. A short-circuit energy model was developed
to account for the effect of the short-circuit energy dissipation of the probabilistic inverter
on its energy-probability relationship. The results of the characterization of the probabilis-
tic inverter and the proposed analytical models can be used by circuit designers to realize
energy efficient probabilistic designs.
The characterization of a probabilistic inverter was also extended to larger circuits. The
probabilistic behavior of larger circuits was analyzed by first developing probability models
of primitive gates, which are then input to a graph-based model to find the probabilities
of larger circuits. The analysis of larger probabilistic circuits provides a basis for analyzing
probabilistic behaviors due to noise in future technologies, and can be used in probabilistic
design and synthesis methods to improve circuit reliability.
When the supply voltage of a PCMOS circuit is reduced, its p as well as its performance
decreases. The performance loss can be compensated through decreasing the threshold
voltage, but a reduction in the threshold voltage causes an increase in the leakage energy,
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hence the total energy consumption of the circuit. These design trade-offs between energy,
performance, and probability of PCMOS gates were studied. Based on this study, various
methods were proposed to optimize edp and p under given constraints on p, performance,
and edp. The impact of the variations in threshold voltage, temperature, and supply voltage
on p, performance, and edp, as well as the optimal values of edp and p were also considered.
PCMOS circuits can be used to realize ultra efficient psoc architectures over a range
of applications. A thermal noise based rng was developed to implement probabilistic
applications using PCMOS technology. Th rng, which included a subthreshold amplifier
with very low energy consumption produced high quality random bits. For probabilistic
applications, the energy and performance improvements gained by using PCMOS technology
were orders of magnitude over application specific CMOS designs. For DSP applications,
the concept of probabilistic arithmetic was shown to be effective in realizing energy efficient
signal processing.
It was also established that there are many research areas that the ideas of PCMOS can
be extended to and the PCMOS research will mature as the technology progresses.
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